




A101Bank 35	Bank 35
VCCIO = 2V5	(IO_B35_LP1) 25 Z_LVDS_OP[2]
	(IO_B35_LN1) 27 Z_LVDS_ON [2]
	(IO_B35_LP2) 3 Z_LVDS_1P[2]
	(IO_B35_LN2) 5 Z_LVDS_1N[2]
	(IO_B35_LP3) 4 Z_LVDS_2P[2]
	(IO_B35_LN3) 6 Z_LVDS_2N[2]
	(IO_B35_LP4) 10 Z_LVDS_3P [2]
	(IO_B35_LN4) 12 Z_LVDS_3N[2]
	(IO_B35_LP5) 9 Z_LVDS_4P[2]
	(IO_B35_LN5) 11 Z_LVDS_4N[2]
	(IO_B35_LP6) 14 Z_LVDS_5P [2]
	(IO_B35_LN6) 16 Z_LVDS_5N[2]
	(IO_B35_LP7) 65 Z_LVDS_6P[2]
	(IO_B35_LN7) 67 Z_LVDS_6N [2]
	(IO_B35_LP8) 55 Z_LVDS_7P [2]
	(IO_B35_LN8) 57 Z_LVDS_7N[2]
	(IO_B35_LP9) 45 Z_LVDS_8P[2]
	(IO_B35_LN9) 47 Z_LVDS_8N[2]
	(IU_B35_LP IU) Z_LVUS_9P[2]
	(10_B35_FIN 10) - Z=FAD2=AN [5]
L{P,N}{11,12,13,14} are CC	(IO_B35_LP   I )
	(IO_B35_LIN I I ) 22_LVUS_IUN[2]
	(IO_B35_LP12)
	$(IO_B35_LN12)$ $\xrightarrow{46}$ $(Z_LVDS_11N[2])$ $\xrightarrow{46}$ $(Z_LVDS_12P[2])$
	(IO_B35_LN13) 48 Z_LVDS_12N[2]
	(IO_B35_LP14) 21 Z_LVDS_13P[2]
	(IO_B35_LN14) 23 Z_LVDS_13N[2]
	(IO_B35_LP15) 35 Z_ECP_TCK
	(IO_B35_LN15) 37 Z_ECP_TDI
	(IO_B35_LP16) 3 <z_ecp_td0< td=""></z_ecp_td0<>
	(IO_B35_LN16) 5 (Z_ECP_TMS)
	(IO_B35_LP17) 22 E_LVDS_OP[2]
	(IO_B35_LN17) 24 ELVDS_ON[2]
	(10_B33_LP10) - ELVUS_IP[2]
	(10_B35_LN 10) = ELVUS_IN[2]
	(IO_B35_LP I9)
	(IO_B35_LN19)
	(IO_B35_LP20) 44 E_LVDS_3P[2] (IO_B35_LN20) 44 E_LVDS_3N[2]
	(IO_B35_LN20) ELVDS_3N[2] (IO_B35_LP21) 66 ELVDS_4P[2]
	(IO_B35_LN21) 68 ELVDS_4N [2]
	(IO_B35_LP22) 52 ELVDS_5P [2]
	(IO_B35_LN22) 54 E_LVDS_5N[2]
	(IO_B35_LP23) 56 E_LVDS_6P[2]
	(IO_B35_LN23) 58 E_LVDS_6N[2]
	(IO_B35_LP24) 51 ELVDS_7P[2]
	(IO_B35_LN24) 53 ELVDS_7N[2]


MYS-7Z010-L-C-S


Sheet	Number
zturn lite	1/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	<b>*</b>
Date	_ ~ ~
20200324	open source hardware














plugins / shield	Number 6/12
Axiom micro rev3	Revision
anuejn & vup	
CERN-OHL-S V2	**
Dote 20200324	open source hardware








positive terminal of the VTT pin autput capacitor(s) as a separate trace from the high—current path from VTT. Consider adding a low-pags R-C filter at the VTTSNS pin in case the ESR of the VTT autput capacitor(s) is larger than 2 mJ. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.


## current sense resistors: 0805W8F100MT5E or CS05W8F100MT5E

























place near connectors

image sensor	Number 11/12
Axiom micro rev3	Revision
anuejn & vup	
CERN-OHL-S V2	*
Dote 20200324	open source hardware



2V5 VCC means about 1V8 voltage clamping by the pass through transistors. That sholud work for most applications, we just need to be careful with nothing with 1V2 is on the bus

Unused channels have to be tied to GND or VCC



Sheet	Number
i2c mux	12/12
Project	Revision
Axiom micro rev3	0
Drawn by	•
anuejn & vup	
License	
CERN-OHL-S V2	7
Date	
20200324	open source hardware