





Sheet	zturn lite	Number	1/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware




LFE5UM5G-45F-8BG381C




LFE5UM5G-45F-8BG381C



LFE5UM5G-45F-8BG381C



LFE5UM5G-45F-8BG381C








Sheet	Number
ecp	2/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	



PROGRAMN


Maybe button for reset,  
or somehow connect to trigger reset?

Also has internal pullup during configuration, but maybe we want a external pullup to prevent floating?



The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (SR) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering options **11W1**), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled part numbers with ordering option **11Q1**), the Quad IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled.

/CS must track VCC during VCC Ramp Up/Down

Sheet	Number
ecp	2/11
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	
	 open source hardware

U?Bank 6

Bank 6

PCLKT6\_1 (PL35A) F1 RAM\_DQ0  
 PCLKC6\_1 (PL35B) H2 RAM\_DQ1  
 PCLKT6\_0 (PL35C) G1 RAM\_DQ2  
 PCLKC6\_0 (PL35D) J4 RAM\_DQ3  
 GR\_PCLK6\_0 (PL38A) J5 RAM\_DQ4  
 (PL38B) J3 RAM\_DQ5  
 GR\_PCLK6\_1 (PL38C) K3 RAM\_DQ6  
 (PL38D) K2 RAM\_DQ7  
 LDQS41 (PL41A) J1 RAM\_UDQS#  
 LDQSN41 (PL41B) H1 RAM\_UDQS#  
 (PL41C) K1 RAM\_UDM#  
 (PL41D) K4 RAM\_RAS#  
 (PL44A) K5 RAM\_CAS#  
 VREF1\_6 (PL44B) L5 RAM\_WE#  
 (PL44C) L4 RAM\_RST#  
 LDQS53 (PL53A) M5 RAM\_DQ8  
 (PL59A) M4 RAM\_DQ9  
 (PL59B) N4 RAM\_DQ10  
 (PL59C) P5 RAM\_DQ11  
 (PL59D) N3 RAM\_DQ12  
 (PL62A) M3 RAM\_DQ13  
 (PL62B) L3 RAM\_DQ14  
 (PL62C) L2 RAM\_DQ15  
 LDQS65 (PL65A) N2 RAM\_LDQS  
 LDQSN65 (PL65B) M1 RAM\_LDQS#  
 (PL65C) L1 RAM\_LDM#  
 (PL65D) N1 RAM\_CS#  
 (PL68A) P1 RAM\_CK#  
 (PL68B) P2 RAM\_CK#  
 (PL68C) P3 RAM\_CKE  
 (PL68D) P4 RAM\_ODT

LFE5UM5G-45F-8BG381C

U?Bank 0


Bank 0

ULC\_GPLL1T\_IN (PT4A) A6 RAM\_A0  
 ULC\_GPLL1C\_IN (PT4B) B6 RAM\_A1  
 (PT6A) E6 RAM\_A2  
 (PT6B) D6 RAM\_A3  
 (PT9A) E7 RAM\_A4  
 (PT9B) D7 RAM\_A5  
 (PT11A) C8 RAM\_A6  
 (PT11B) C7 RAM\_A7  
 (PT13A) E8 RAM\_A8  
 (PT13B) D8 RAM\_A9  
 (PT15A) C9 RAM\_A10  
 (PT15B) B8 RAM\_A11  
 (PT18A) A7 RAM\_A12  
 (PT18B) A8 RAM\_A13  
 (PT20A) D9 RAM\_A14  
 (PT20B) E9 RAM\_A15  
 (PT27A) C9 RAM\_BA0  
 (PT29A) D9 RAM\_BA1  
 (PT29B) E10 RAM\_BA2  
 (PT31A) B9 ? plz fix  
 (PT31B) C10 ? plz fix  
 (PT33A) A9 ? plz fix  
 (PT33B) B10 ? plz fix  
 (PT36A) A10 ? plz fix  
 (PT36B) B11 ? plz fix  
 (PT38A) C11 ? plz fix  
 (PT38B) C11 ? plz fix



LFE5UM5G-45F-8BG381C

more addr. lines

Locate on memory side




Consider resistor networks?




Sheet RAM	Number 4/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	




plugin north





plugin south




Sheet	Number
plugin	5/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	


  
open source  
hardware

We probably want to be a upwards facing port?  
CC1/2 need pullups / pulldowns




Sheet	Number
USB	6/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






  
open source  
hardware




# 1V2 VCCA / VCCHRX




# 1V2 VCCHTX




# 3V3



# 2V5



# 1V2 ECP Core




positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSENS pin in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.


Sheet	Number
power fixed	7/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	




## PCIE\_N\_VCC





## PCIE\_S\_VCC



## SENSOR\_VCC



## 1V35 DDR3L



### TODO:

- more bulk capacitance?  
(for 1V2 the reference schematic has 470uF additionally)
- soft start capacitors
- current limiting resistor for feed forward capacitor
- think about the compensation network
- If the input supply is located more than a few inches from the TPS65400 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 μF is a typical choice.


Sheet	power adjustable 1	Number	8/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		





open source  
hardware




# SHIELD\_VCC




# VCCIO PCIE / SHIELD



# SENSOR VCCIO











# PLUGIN / SHIELD GPIO





Sheet	power adjustable 1	Number	8/11
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		









Sheet	image_sensor	Number	10/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN—OHL—S V2		
Date	20200324		

  
open source  
hardware

Sheet	shield	Number	11/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2	 open source hardware	
Date	20200324		



Stuff we want to hang of the i2c mux:  
 plugin modules  
 pmic  
 probably gpio expander for power stuff  
 ????

Sheet	misc	Number	12/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware