








Sheet	zturn lite	Number	1/14
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware



Do we want to rely on internal termination, or add external?






Z_LVDS goes from ECP to ZYNQ
F_LVDS goes from ZYNQ to ECP
SENSOR_LVDS goes from sensor board to ECP






Sheet	Number
ecp	2/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering options **†1M†**), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled part numbers with ordering option **†1Q†**), the Quad I/O2 and I/O3 pins are enabled, and /WP and /HOLD functions are disabled.


/CS must track VCC during VCC Ramp Up/Down



Generic Pin header 1x4, 2.54mm pitch, vertical



Generic Pin header 1x4, 2.54mm pitch, vertical








TODD: figure out if E/D is active high or low

connected to bank 0 (VCCIO0 = 1V35), this is fine, because the 3V3 input buffers are powered from VCCAUX

Sheet	Number
ecp config	3/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	








Place decoupling near FPGA, alternate 100n and 10n per pad per rail




Sheet	Number
ecp power	4/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	







plugin north




Axiom plugin module




Axiom plugin module




Axiom plugin module




plugin south




Axiom plugin module



Axiom plugin module










Axiom plugin module



Sheet	Number
plugin	6/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	

open source hardware






PORT= VDD: DFP mode (R_p = 80uA power default for non-I2C mode).
 PORT= Mid (or floating): DRP mode
 PORT= GND: UFP mode

Trinary GPIO Input ADP pin run from VDD
 - ADP pull up to VDD with 10 kΩ resistor (I2C Enabled with ADDR bit 6 equal to 1, I2C Address 0x7A)
 - ADP pull down to GND with 10 kΩ resistor. (I2C Enabled with ADDR bit 6 equal to 0, I2C Address 0x3A)
 - ADP = Mid or floating (Pin 6/7/8) configured as OUT1/2/3 in non-I2C mode


Sheet	Number
USB	7/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






Sheet power fixed	Number 8/14
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	


PCIE_N_VCC





PCIE_S_VCC



SENSOR_VCC



1V35 DDR3L



all rails apart from the one use for jtag are disabled by default (as we need to setup the voltages on the first start)
soft start caps: $10\text{nF} / 5\mu\text{A} \times 0.8\text{V} = 1.6\text{ms}$
for ECP: max 10V/ms slew rate


TODO:

- more bulk capacitance?
(for 1V2 the reference schematic has 470uF additionally)
- soft start capacitors
- current limiting resistor for feed forward capacitor
- think about the compensation network
- If the input supply is located more than a few inches from the TPS65400 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of $47\mu\text{F}$ is a typical choice.


Sheet	power adjustable 1	Number	9/14
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		




SHIELD_VCC





VCCIO PCIE / SHIELD



SENSOR VCCIO




PLUGIN / SHIELD GPIO




Because JTAG is driven from PLUGIN_VCCIO we somehow need to enable that one before ever being able to access the i2c bus.

The default for the internal Vref is 0.8V, so we get a output voltage of $0.8V * (1 + 100k / 100k) = 1.6V$
 That should work for jtag (its shifted to 3v3 with a level shifter)
 ENSWx have internal pullups, to the rails are enabled by default
 This pullup can later be overridden by using some i2c commands.
 (We want to be able to do that to not damage the plugin modules, that get a direct link to this rail)




Sheet	power adjustable 2	Number	10/14
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
		 open source hardware	


current sense resistors: 0805W8F100MT5E or CS05W8F100MT5E




Sheet	Number
current sense	11/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	







Sheet	image sensor	Number	12/14
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware





axiom_shield_north



axiom_shield_south

Sheet	shield	Number	13/14
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware



Sheet	Number
i2c mux	14/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	

