



zturn lite	Number 1 / 1 4
Axiom micro rev3	Revision
anuejn & vup	
CERN-OHL-S V2	- **
Dote 20200324	open source hardware





## PROGRAMN

## Maybe button for reset, or somehow connect to trigger reset?

Also has internal pullup during configuration, but maybe we want a external pullup to prevent floating?










The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SP, operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering pations FMP), the /WP pin and /HQLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled part numbers with ordering option flQT), the Quad IQ2 and IQ3 pins are enabled, and /WP and /HQLD functions are disabled.


/CS must track VCC during VCC Ramp Up/Down







Sheet	Number
ecp config	3/14
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
cense CERN-OHL-S V2	*
Date 20200324	open source hardware












A1 ...<u>B18</u> GND Axiom plugin module


Sheet	Number
plugin	6/14
Project	Revision
Axiom micro rev3	0
Drawn by	•
anuejn & vup	
License	
CERN-OHL-S V2	**
Date	_ ~ ~
20200324	open source hardware





PORT = VDD: DFP mode (Rp = 80uA power default for non-I2C mode). PORT = Mid (or floating): DRP mode PORT = GND: UFP mode


Tringry GPIO Input 1DR pin run from VDD - ABP pull up to VDD with 10 kf resistor (I2C Enabled with ADDR bit 6 equal to -ADR pull of the VDDR bit 6 equal to -ADR pull down to GND with 10 kf resistor. (I2C Enabled with ADDR bit 6 equal to 0, I2C Address (Vx3A) - ADR = Mid of infosting (Pin 6 / 7/8) configured as O(11/2/3) in non-I2C mode


Sheet USB	Number 7 / 1 4
Axiom micro rev3	Revision
anuejn & vup	
CERN-OHL-S V2	45
Dote 20200324	open source hardware
















sitive terminal of the VTT pin output capacitor(s) as a separate trace from the high irrent path from VTT. Consider adding a low-pass R-C filter at the VTTNS pin in case the ESR of the VTT itput capacitor(s) is larger than 2 m3. The R-C filter time constant should be approximately the same or slightly wer than the time constant of the VTT output capacitance and ESR.

Sheet power fixed	Number 8/14
Axiom micro rev3	Revision (
anuejn & vup	,
CERN-OHL-S V2	<b>**</b>
Date 20200324	open source hardware





TODO:


- more bulk capacitance?


(for 1V2 the reference schematic has 470uF additionally)


soft start capacitors
current limiting resistor for feed forward capacitor
think about the compensation netwok

- If the input supply is located more than a few inches from the TPS65400 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An


electrolytic capacitor with a value of 47  $\mu$ F is a typical choice.









Sheet	Number
current sense	11/14
Project	Revision
Axiom micro rev3	0
Drawn by	•
anuejn & vup	
License	•4•
CERN-OHL-S V2	<b>₹</b>
Date	open source
20200324	hardware






Bulk capacitance for sensor? (O(100uF))

sheet image_sensor	Number 12/14
Project Axiom micro rev3	Revision
<sup>Drawn by</sup> anuejn & vup	
License CERN-OHL-S V2	*
Dote 20200324	open source hardware






Number
13/14
Revision
0


open source hardware

Date

20200324

## 2V5 VCC means about 1V8 voltage clamping by the pass through transistors That sholud work for most applications, we just need to be careful with nothing with 1V2 is on the bus





Stuff we want to hang of the i2c mux: plugin modules pmic probably gpio expander for power stuff ????

sheet Misc	Number 14/14
<sup>Project</sup> Axiom micro rev3	Revision
<sub>Drawn by</sub> anuejn & vup	
License CERN-OHL-S V2	*
Dote 20200324	open source hardware