









Sheet	Number
zturn lite	1/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






open source hardware



Do we want to rely on internal termination, or add external?








Sheet	Number
ecp	2/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	
	 open source hardware



The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (SR) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering option T147), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled part numbers with ordering option T147), the Quad I02 and I03 pins are enabled, and /WP and /HOLD functions are disabled.





/CS must track VCC during VCC Ramp Up/Down



Sheet	Number
ecp config	3/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	



Place decoupling near FPGA, alternate 100n and 10n per pad per rail



Sheet	Number
ecp power	4/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	





Diagram showing the connection for Pin 12C. The SDA line is connected to N\_SDA[12] and the SCL line is connected to N\_SCL[12].

A601IO	IO
	IO4 NLI00 2
	IO1 NLI01 2
	IO2 NLI02 2
	IO3 NLI03 2
	IO4 NLI04 2
	IO5 NLI05 2
	IO6 NLI06 2
	IO7 NLI07 2

A601LVDS	LVDS
LVDS_0N	A3 N.LVDS_0N 1
LVDS_0P	A2 N.LVDS_0P 1
LVDS_1N	A6 N.LVDS_1N 1
LVDS_1P	A5 N.LVDS_1P 1
LVDS_2N	A6 N.LVDS_2N 1
LVDS_2P	A6 N.LVDS_2P 1
LVDS_3N	A14 N.LVDS_3N 1
LVDS_3P	A13 N.LVDS_3P 1
LVDS_4N	A17 N.LVDS_4N 1
LVDS_4P	A16 N.LVDS_4P 1
LVDS_5N	B17 N.LVDS_5N 1
LVDS_5P	B16 N.LVDS_5P 1

[illegible]

A60210	IO
	100 B4 S_I00 [2]
	101 B5 S_I01 [2]
	102 B6 S_I02 [2]
	103 B7 S_I03 [2]
	104 B8 S_I04 [2]
	105 B9 S_I05 [2]
	106 B10 S_I06 [2]
	107 B11 S_I07 [2]

A602LVDS	LVDS
LVDS_0N	A3 S_LVDS_0N 1
LVDS_0P	A2 S_LVDS_0P 1
LVDS_1N	A0 S_LVDS_1N 1
LVDS_1P	A5 S_LVDS_1P 1
LVDS_2N	A0 S_LVDS_2N 1
LVDS_2P	A0 S_LVDS_2P 1
LVDS_3N	A14 S_LVDS_3N 1
LVDS_3P	A13 S_LVDS_3P 1
LVDS_4N	A17 S_LVDS_4N 1
LVDS_4P	A16 S_LVDS_4P 1
LVDS_5N	B17 S_LVDS_5N 1
LVDS_5P	B16 S_LVDS_5P 1

5V\_S

R602

10 mΩ

PLUGIN\_S\_5V

A602POWER

POWER

5V

B12

VCC

B13

VCCIO

B14

V\_I2C

B3

PCIE\_S\_VCC

PLUGIN\_VCCIO

3V3


A11


PWRGD










A1-B18

GND

Axiom plugin module




Sheet plugins / shield	Number 6/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN—OHL—S V2	 open source hardware
Date 20200324	



PORT = VDD: DFP mode (R<sub>p</sub> = 80kA power default for non-I2C mode).  
 PORT = Mid (or floating): DFP mode  
 PORT = GND: UFP mode


Trinary GPIO input ADDR pin run from VDD  
 - ADDR pull up to VDD with 10 kΩ resistor (I2C Enabled with ADDR bit 6 equal to 1, I2C Address 0x7A)  
 - ADDR pull down to GND with 10 kΩ resistor. (I2C Enabled with ADDR bit 6 equal to 0, I2C Address 0x3A)  
 - ADDR = Mid or floating (Pin 6/7/8) configured as OUT1/2/3 in non-I2C mode



Sheet USB	Number 7/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	






# DDR VTT






positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSENS pin in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.

current sense resistors: 0805W8F100MT5E or CS05W8F100MT5E



# 1V2 VCCA / VCCHRX




# 1V2 ECP Core

Sheet	power fixed / current sense	Number	8/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		








Sheet	Number
power adjustable 1	9/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






open source  
hardware





Sheet	power adjustable 2	Number	10/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		



open source  
hardware



Sheet	image sensor	Number	11/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware



**Unused channels have to be tied to GND or VCC**

