







Sheet	zturn lite	Number	1/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		 open source hardware
Date	20200324		



Sheet	Number
ecp	2/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	



Maybe button for reset,
or somehow connect to trigger reset?

U201Bank 8

(PROGRAMN)

(CFG_0)

(CFG_1)

(CFG_2)

VCCIO = 3V3

D7/I07 (PB4A)

D6/I06 (PB4B)

D5/MISO2/I05 (PB6A)

D4/MISO1/I04 (PB6B)

D3/I03 (PB9A)

D2/I02 (PB9B)

D1/MISO/I01 (PB11A)

D0/MOSI/I00 (PB11B)

SN/CSN (PB13A)

CS1N (PB13B)

HOLDN/DI/BUSY/CSSPIN/CEN (PB15A)

DOUT/CSN (PB15B)

WRITEN (PB18A)

(RESERVED)

(NC)

Bank 8

U3 ECP_SPI_MCLK

Y3 LED_ECP_DONE

W3 NC

R1 USB_DP [6]

T1 USB_DN [6]

U1 USB_CC1 [6]

Y1 USB_CC2 [6]

W1 USB_SBU1 [6]

Y2 USB_SBU2 [6]

V2 ECP_SPI_MISO

W2 ECP_SPI_MOSI

T2 SENSOR_GPIO0

U2 SENSOR_GPIO1

R2 ECP_SPI_CSSPIN

U3 SENSOR_GPIO2

T3 SENSOR_GPIO3



W10 NC

Y10 NC

X16 NC

R16 NC


LFE5UM5G-45F-8BG381C









	U201Power	Power
H8 ... N13	(VCC)	
F6 ... P15	(VCCAUX)	
T6 U6	(VCCA0)	
V10 V11	(VCCAUXA0)	
T15 U15	(VCCA1)	
V17 V18	(VCCAUXA1)	
F9 F10	(VCCIO0)	
F11 F12	(VCCIO1)	
H14 H15 U15	(VCCIO2)	
L14 L15 M15	(VCCIO3)	
L6 L7 M6	(VCCIO6)	
H6 H7 J6	(VCCIO7)	
P9 P10	(VCCIO8)	
D78	(VCCHRX0_D0CH0)	
D79	(VCCHRX1_D0CH1)	
D77	(VCCHTX0_D0CH0)	
D70	(VCCHTX1_D0CH1)	
D72	(VCCHRX0_D1CH0)	
D73	(VCCHRX1_D1CH1)	
D71	(VCCHTX0_D1CH0)	
D74	(VCCHTX1_D1CH1)	
B7 ... W19	(GND)	

LFE5UM5G-45F-8BG381C


for decoupling see tn1068



open source
hardware




Sheet	Number
RAM	4/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	




open source hardware


plugin north





plugin south




Sheet	Number
plugin	5/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	










open source
hardware

We probably want to be a upwards facing port?
CC1/2 need pullups / pulldowns



Sheet	Number
USB	6/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	


open source
hardware




positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTT pin in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.


Sheet	power fixed	Number	7/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		




PCIE_N_VCC





PCIE_S_VCC



SENSOR_VCC



1V35 DDR3L




TODO:

- more bulk capacitance?
(for 1V2 the reference schematic has 470uF additionally)
- soft start capacitors
- current limiting resistor for feed forward capacitor
- think about the compensation network
- If the input supply is located more than a few inches from the TPS65400 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 μF is a typical choice.



Sheet	power adjustable 1	Number	8/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		



SHIELD_VCC



VCCIO PCIE / SHIELD




Because JTAG is driven from PLUGIN_VCCIO we somehow need to enable that one before ever being able to access the I2C bus.


The default for the internal Vref is 0.8V, so we get a output voltage of $0.8V \cdot (1 + 100k / 100k) = 1.6V$
 That should work for JTAG (its shifted to 3v3 with a level shifter)
 To enable the rail, we also add a pullup to EN_VCCIO_PCIE / SHIELD
 This pullup can later be overridden by using some I2C commands.
 (We want to be able to do that to not damage the plugin modules, that get a direct link to this rail)

TODD(robin):
 - which rail do we want to pull to? VDD or maybe 3V3?
 - how big should the pullup be?

SENSOR VCCIO











PLUGIN / SHIELD GPIO





Sheet	power adjustable 2	Number	9/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		









Sheet	image_sensor	Number	10/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN—OHL—S V2		
Date	20200324		


open source
hardware

Sheet	Number
shield	11/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	 open source hardware
Date	
20200324	



Stuff we want to hang of the i2c mux:
 plugin modules
 pmic
 probably gpio expander for power stuff
 ????

Sheet	misc	Number	12/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware