




zturn lite	Number 1 / 1 3
Axiom micro rev3	Revision
anuejn & vup	
CERN-OHL-S V2	**
Dote 20200324	open source hardware




PROGRAMN

Maybe button for reset, or somehow connect to trigger reset?







LFE5UM5G-45F-8BG381C




The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SP, operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering pations FMP), the /WP pin and /HQLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled part numbers with ordering option flQT), the Quad IQ2 and IQ3 pins are enabled, and /WP and /HQLD functions are disabled.


/CS must track VCC during VCC Ramp Up/Down







Sheet	Number
ecp config	3/13
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	孙
Date	• • • •
20200324	open source hardware











₽₩RGD

Axiom plugin module

A1 ...<u>B18</u> GND







PORT = VDD: DFP mode (Rp = 80uA power default for non-I2C mode). PORT = Mid (or floating): DRP mode PORT = GND: UFP mode


Tringry GPIO Input LDR pin run from VDD


- ABF pull up to VX thin 10 kf resistor (12C Enabled with ADDR bit 6 equal to
- ADR pull up to VX to VX


Sheet	Number
USB	7/13
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	_
CERN-OHL-S V2	77
Date	—
120200324	open source hardware
	1





















positive terminal of the VTT pin output capacitor(s) as a separate trace from the high—current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor(s) is larger than 2 $\rm PM$. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.

Sheet	Number
power fixed	8/13
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
CERN-OHL-S V2	4
JOLINI OHL 3 VZ	₹
Date	
20200324	open source hardware











Bulk capacitance for sensor? (O(100uF))

image_sensor	Number 11/13
Axiom micro rev3	Revision
anuejn & vup	
CERN-OHL-S V2	*
Dote 20200324	open source hardware







Sheet	Number
shield	12/13
Project	Revision
Axiom micro rev3	0
Drawn by	·
anuejn & vup	
CERN-OHL-S V2	*

open source hardware

20200324

2V5 VCC means about 1V8 voltage clamping by the pass through transistors That sholud work for most applications, we just need to be careful with nothing with 1V2 is on the bus





Stuff we want to hang of the i2c mux: plugin modules pmic probably gpio expander for power stuff ????

sheet Misc	Number 13/13
Project Axiom micro rev3	Revision
^{Drown by} anuejn & vup	
License CERN-OHL-S V2	*
Dote 20200324	open source hardware