









Sheet	Number
zturn lite	1/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






open source hardware



Do we want to rely on internal termination, or add external?








Sheet	Number
ecp	2/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	
	 open source hardware






The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (SR) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering option T147), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled part numbers with ordering option T147), the Quad I02 and I03 pins are enabled, and /WP and /HOLD functions are disabled.


/CS must track VCC during VCC Ramp Up/Down











Sheet	Number
ecp config	3/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






Sheet ecp power	Number 4/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	 open source hardware
Date 20200324	




Sheet RAM	Number 5/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	 open source hardware
Date 20200324	


plugin north




Axiom plugin module




Axiom plugin module




Axiom plugin module




plugin south






Axiom plugin module



Axiom plugin module












Axiom plugin module




Sheet	plugins / shield	Number	6/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		





PORT = VDD: DFP mode (R_p = 80kA power default for non-I2C mode).
 PORT = Mid (or floating): DFP mode
 PORT = GND: UFP mode


Trinary GPIO input ADR pin run from VDD
 - ADR pull up to VDD with 10 kΩ resistor (I2C Enabled with ADDR bit 6 equal to 1, I2C Address 0x7A)
 - ADR pull down to GND with 10 kΩ resistor. (I2C Enabled with ADDR bit 6 equal to 0, I2C Address 0x3A)
 - ADR = Mid or floating (Pin 6/7/8) configured as OUT1/2/3 in non-I2C mode



Sheet USB	Number 7/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	






DDR VTT






positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.

current sense resistors: 0805W8F100MT5E or CS05W8F100MT5E




1V2 VCCA / VCCHRX

maybe add DNP resistor footprints for adjustable version?





Sheet	Number
power fixed / current sense	8/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	





Sheet	Number
power adjustable 1	9/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	





open source hardware



Sheet	power adjustable 2	Number	10/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		




open source
hardware



Sheet	Number
image sensor	11/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	



open source
hardware










RESET# is active low, so we can just pull it to VCC and then pull it to GND using any VCCIO from the ECP, attention has to be paid to not make RESET# get over VCC, as otherwise current flows from the RESET pin to the VCC pin, this should be accomplishable by just making the fpga output Hi-Z if it is not pulled low

2V5 VCC means about 1V8 voltage clamping by the pass through transistors That should work for most applications, we just need to be careful with nothing with 1V2 is on the bus

Unused channels have to be tied to GND or VCC

No pullups for these two, as we don't know their voltage



Sheet	Number
i2c mux	12/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	

