



Sheet	Number
zturn lite	1/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
icense CERN-OHL-S V2	*
Date	孙
20200324	open source hardware





PROGRAMN


Maybe button for reset, or somehow connect to trigger reset?


Also has internal pullup during configuration, but maybe we want a external pullup to prevent floating?














The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering aptions TMM), the //MP pin and /HOLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled and runumbers with ordering aption TiOT), the Quad IO2 and IO35 pins are enabled, and //WP and /HOLD functions are disabled.


/CS must track VCC during VCC Ramp Up/Down


Sheet	Number
ecp	2/11
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	44
CERN-OHL-S V2	₹
Date	• •
20200324	open source nardware


















Sheet	Number
USB	6/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	


CERN-OHL-S V2


Date


20200324























positive terminal of the VTT pin output capacitor(s) as a separate trace from the high—current path from VTI. Consider adding a low-pass R-C filter at the VTTSS pin in asset the ESR of the VTI output capacitor(s) is larger than $2\,$ m/l. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTI output capacitance and ESR.


Sheet	Number
power fixed	//12
Project	Revision
Axiom micro rev3	0
Drawn by	·
anuejn & vup	
CFRN-OHL-S V2	•
	$ \Omega$
Date 20200324	open source
120200324	hardware









A802I0	10
	100 84 85 85 86 87 103 88 89 105 810 107 811 107
Axiom plugin module	




A802LVDS	LVDS
	LVDS_ON & LVDS_OP & LVDS_1N & LVDS_1P & LVDS_1P & LVDS_1P & LVDS_2N & LVDS_2N & LVDS_3P & LVDS_3P & LVDS_3P & LVDS_4N & LVDS_5N & LVDS_5N & LVDS_5N & LVDS_5N & LVDS_5N & LVDS_5P & LVDS_5
Axiom plugin m	nodule










Sheet	Number
image_sensor	10/12
Project	Revision
Axiom micro rev3	0
Drawn by	•
anuejn & vup	
CERN-OHL-S V2	*
Dote 20200324	open source hardware


Sheet	Number
shield	11/12
Project	Revision
Axiom micro rev3	0
Drawn by	•
anuejn & vup	
License	


CERN-OHL-S V2

Date 20200324









Stuff we want to hang of the i2c mux: plugin modules pmic probably gpio expander for power stuff ????

Sheet	Number
misc	12/12
Project	Revision
Axiom micro rev3	0
Drawn by	•
anuejn & vup	
License	
CERN-OHL-S V2	**
Date	~ ~
120200324	open source hardware
12020021	