







Sheet	Number
zturn lite	1/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	




open source hardware





Do we want to rely on internal termination, or add external?






Z LVDS goes from ECP to ZYNQ
E LVDS goes from ZYNQ to ECP
SENSOR_LVDS goes from sensor board to ECP








Sheet	Number
ecp	2/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	
	 open source hardware



**/CS must track VCC
during VCC Ramp Up/Down**










Place decoupling near FPGA, alternate 100n and 10n per pad per rail



Sheet	Number
ecp power	4/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






Consider resistor networks?


Sheet	Number
RAM	5/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	




plugin north




Axiom plugin module




Axiom plugin module




Axiom plugin module




plugin south





Axiom plugin module




Axiom plugin module















Axiom plugin module



axiom_shield_north



Sheet	plugins / shield	Number	6/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware




PORT = VDD: DFP mode (R_p = 80kA power default for non-I2C mode).
 PORT = Mid (or floating): DFP mode
 PORT = GND: UFP mode

Trinary GPIO input ADR pin run from VDD
 - ADR pull up to VDD with 10 kΩ resistor (I2C Enabled with ADDR bit 6 equal to 1, I2C Address 0x7A)
 - ADR pull down to GND with 10 kΩ resistor. (I2C Enabled with ADDR bit 6 equal to 0, I2C Address 0x3A)
 - ADR = Mid or floating (Pin 6/7/8) configured as OUT1/2/3 in non-I2C mode

Sheet USB	Number 7/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	






DDR VTT






positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSENS pin in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.

current sense resistors: 0805W8F100MT5E or CS05W8F100MT5E




1V2 VCCA / VCCHRX




1V2 ECP Core



Sheet	power fixed / current sense	Number	8/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		





Sheet	Number
power adjustable 1	9/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	


open source hardware



Sheet	Number
i2c mux	12/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	



open source
hardware