









Sheet	Number
zturn lite	1/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	





open source hardware






Do we want to rely on internal termination, or add external?



Sheet	Number
ecp	2/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	
	 open source hardware







**/CS must track VCC  
during VCC Ramp Up/Down**










The schematic diagram illustrates the power supply network for the device. It consists of five main horizontal sections, each representing a different power rail. Each section is connected to ground (GND) on the right side. The sections are labeled with their respective input voltages and output labels:


- 1V35:** This section includes capacitors C401 (10  $\mu$ F), C402 (1  $\mu$ F), C403 (100 nF), C404 (10 nF), C405 (100 nF), C406 (10 nF), and C407 (1 nF). A fuse FB401 is connected to the rail between C402 and C403. The output is labeled ECP\_VCCIO0/6.
- 3V3:** This section includes capacitors C414 (10  $\mu$ F), C415 (1  $\mu$ F), C416 (100 nF), and C417 (10 nF). A fuse FB403 is connected to the rail between C415 and C416. The output is labeled ECP\_VCCIO8.
- 2V5:** This section includes capacitors C420 (10  $\mu$ F), C421 (1  $\mu$ F), C422 (100 nF), C423 (10 nF), C424 (1 nF), C425 (100 nF), C426 (10 nF), and C427 (1 nF). A fuse FB404 is connected to the rail between C421 and C422. The output is labeled ECP\_VCCIO2/3.
- SENSOR\_VCCIO:** This section includes capacitors C432 (10  $\mu$ F), C433 (1  $\mu$ F), C434 (100 nF), C435 (10 nF), and C436 (1 nF). A fuse FB406 is connected to the rail between C433 and C434. The output is labeled ECP\_VCCIO7.
- VCCIO\_GPIO:** This section includes capacitors C439 (10  $\mu$ F), C440 (1  $\mu$ F), C441 (100 nF), and C442 (10 nF). A fuse FB407 is connected to the rail between C440 and C441. The output is labeled ECP\_VCCIO1.




Sheet ecp power	Number 4/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	 open source hardware
Date 20200324	




Consider resistor networks?

Sheet RAM	Number 5/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	
	 open source hardware


## plugin north




Axiom plugin module




Axiom plugin module




Axiom plugin module




## plugin south






Axiom plugin module



Axiom plugin module













Axiom plugin module




Sheet	plugins / shield	Number	6/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		





PORT = VDD: DFP mode (R<sub>p</sub> = 80uA power default for non-I2C mode).  
 PORT = Mid (or floating): DFP mode  
 PORT = GND: UFP mode

Trinary GPIO input ADDR pin run from VDD  
 - ADDR pull up to VDD with 10 kΩ resistor (I2C Enabled with ADDR bit 6 equal to 1, I2C Address 0x7A)  
 - ADDR pull down to GND with 10 kΩ resistor. (I2C Enabled with ADDR bit 6 equal to 0, I2C Address 0x3A)  
 - ADDR = Mid or floating (Pin 6/7/8) configured as OUT1/2/3 in non-I2C mode






Sheet USB	Number 7/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	







current sense resistors: 0805W8F100MT5E or CS05W8F100MT5E





**1V2 VCCA / VCCHRX**

maybe add DNP resistor footprints for adjustable version?





5V↑ 3V3↑ make sure the spi flash and VCCIO8 is ready before the fpga power up sequence starts




Sheet	power fixed / current sens	Number	8 / 12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2	 open source hardware	
Date	20200324		









Sheet	Number
power adjustable 1	9/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	 open source hardware
20200324	




Sheet	Number
power adjustable 2	10/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






Sheet	image sensor	Number	11/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware



RESET# is active low, so we can just pull it to VCC and then pull it to GND using any VCCIO from the ECP, attention has to be paid to not make RESET# get over VCC, as otherwise current flows from the RESET pin to the VCC pin, this should be accomplishable by just making the fpga output Hi-Z if it is not pulled low

2V5 VCC means about 1V8 voltage clamping by the pass through transistors That should work for most applications, we just need to be careful with nothing with 1V2 is on the bus

Unused channels have to be tied to GND or VCC



Sheet	Number
i2c mux	12/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	

