



Sheet Zturn lite	Number 1/12
Axiom micro rev3	Revision
anuejn & vup	
CERN-OHL-S V2	**
Dote 20200324	open source hardware





PROGRAMN

Maybe button for reset, or somehow connect to trigger reset?

Also has internal pullup during configuration, but maybe we want a external pullup to prevent floating?








The Quad Enable (QE) bit is a non-volatile regd/write bit in the status register (\$9) that allows Quad SPI operation, When the QE bit is set to a 0 state (factory default for part numbers with ordering options FIMP), the WPD pin and /HOLD or enabled, When the QE bit is set to a 1 (factory default for Quad Fnabled part numbers with ordering option FIOP), the Quad IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled

/CS must track VCC during VCC Ramp Up/Down



	U201Power	Power
H8 N13	(VCC)	
F6 P15 T6 U6 V10 V11 T15 U15 V17 V18	(VCCAUXAO) (VCCA1)	
H14H15J15	(VCCIO2) (VCCIO3) (VCCIO6)	
	(VCCHRXO_DOCHC (VCCHRX1_DOCH1 (VCCHTXO_DOCHO (VCCHTX1_DOCH1	
Ţ12 Ţ13 Ţ11	(VCCHRXO_D1CHC (VCCHRX1_D1CH1 (VCCHTXO_D1CH0 (VCCHTX1_D1CH1)
B7 <u>w</u> 19	(GND) LFE5UM5G-45F-8	3BG381C


WARNING ECP5 family datasheet p.48: Power Supply Ramp rates for all supplies 0.01-10V/ms


for decoupling see tn1068


Sheet	Number
ecp config / power	3/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	44
CERN-OHL-S V2	


open source hardware


20200324


















Sheet	Number
USB	6/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
11.	


CERN-OHL-S V2


Date


20200324























positive terminal of the VTT pin output capacitor(s) as a separate trace from the high—current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor(s) is larger than 2 $\rm PM$. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.


Sheet	Number
power fixed	7/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	_
CERN-OHL-S V2	**
Date	•
20200324	open source hardware










A1002IO	10
	100 84 85 85 86 87 88 89 105 810 107 811
Axiom plugin module	



A1002LVDS	LVDS
Axiom plugin m	LVDS_ON A LVDS_OP A LVDS_1P A LVDS_1P A LVDS_2N A LVDS_3N A LVDS_3P A LVDS_4P A LVDS_4P A LVDS_5N B LVDS_5N B LVDS_5P B LVDS_5
, mon plagiii ii	100010








Sheet	Number
image_sensor	10/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
CERN-OHL-S V2	- **
Dote 20200324	open source hardware


Sheet	Number
shield	11/12
Project	Revision
Axiom micro rev3	0
Drawn by	•
anuejn & vup	
License	

CERN-OHL-S V2

Date 20200324







Stuff we want to hang of the i2c mux: plugin modules pmic probably gpio expander for power stuff ????

Sheet	Number
misc	12/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	77
Date	~ ~
20200324	open source hardware