







Sheet	zturn lite	Number	1/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware



Do we want to rely on internal termination, or add external?





Z_LVDS goes from ECP to ZYNQ
F_LVDS goes from ZYNQ to ECP
SENSOR_LVDS goes from sensor board to ECP






Sheet	Number
ecp	2/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering options **TIMT**), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1 (factory default for Quad Enabled part numbers with ordering option **TIOY**), the Quad IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled.


/CS must track VCC during VCC Ramp Up/Down



Generic Pin header 1x4, 2.54mm pitch, vertical







Generic Pin header 1x4, 2.54mm pitch, vertical




Sheet	Number
ecp config	3/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	







plugin north




Axiom plugin module



Axiom plugin module




Axiom plugin module




plugin south





Axiom plugin module




Axiom plugin module



Axiom plugin module













axiom_shield_north



axiom_shield_south

Sheet	Number
plugins / shield	6/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






PORT= VDD: DFP mode (Rp = 80uA power default for non-I2C mode).
 PORT= Mid (or floating): DRP mode
 PORT= GND: UFP mode

Trinary GPIO input ADR pin run from VDD
 - ADR pull up to VDD with 10 kΩ resistor (I2C Enabled with ADDR bit 6 equal to 1, I2C Address 0x7A)
 - ADR pull down to GND with 10 kΩ resistor. (I2C Enabled with ADDR bit 6 equal to 0, I2C Address 0x3A)
 - ADR = Mid or floating (Pin 6/7/8) configured as OUT1/2/3 in non-I2C mode

Sheet USB	Number 7/12
Project Axiom micro rev3	Revision 0
Drawn by anuejn & vup	
License CERN-OHL-S V2	
Date 20200324	








DDR VTT



positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ. The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.


current sense resistors: O805W8F100MT5E or CS05W8F100MT5E



1V2 ECP Core

Sheet	Number
power fixed / current sense	8/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






Sheet	Number
power adjustable 1	9/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	






open source
hardware






Sheet	Number
power adjustable 2	10/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	



open source
hardware



Sheet	image sensor	Number	11/12
Project	Axiom micro rev3	Revision	0
Drawn by	anuejn & vup		
License	CERN-OHL-S V2		
Date	20200324		
			 open source hardware



Sheet	Number
i2c mux	12/12
Project	Revision
Axiom micro rev3	0
Drawn by	
anuejn & vup	
License	
CERN-OHL-S V2	
Date	
20200324	

