

שפת תכנון חומרה – Verilog

מטלה מספר 4

: <u>מגיש</u>

316063569 - חיים עוזר

מכונת מצבים MooreArbiter

Code:


```
module MooreArbiter (
      input wire CLK,RESET,req0,req1,req2,req3,
  output reg grant0,grant1,grant2,grant3);
  // Define states
  reg [2:0] currentState, nextState;
  // State constants
  parameter IDLE STATE = 3'b000;
  parameter GRANT STATE 0 = 3'b001;
  parameter GRANT STATE 1 = 3'b010;
  parameter GRANT STATE 2 = 3'b011;
  parameter GRANT_STATE_3 = 3'b100;
  // logic for next state and outputs
  always @(*) begin
    grant0 = (currentState == GRANT STATE 0);
    grant1 = (currentState == GRANT STATE 1);
    grant2 = (currentState == GRANT STATE 2);
    grant3 = (currentState == GRANT STATE 3);
    // Default next state
    nextState = currentState;
    // State transitions
    case (currentState)
      IDLE STATE:
        if (req0) begin
         nextState = GRANT STATE 0;
        else if (req1) begin
         nextState = GRANT STATE 1;
        else if (req2) begin
         nextState = GRANT STATE 2;
        else if (req3) begin
         nextState = GRANT STATE 3;
      GRANT_STATE_0: begin
                  if (!req0) begin
          nextState = IDLE STATE;
        end
             end
      GRANT STATE 1: begin
                  if (!req1) begin
          nextState = IDLE STATE;
        end
      GRANT STATE 2:begin
                  if (!req2) begin
          nextState = IDLE STATE;
        end
             end
      GRANT STATE 3:begin
                  if (!req3) begin
```

```
nextState = IDLE STATE;
        end
             end
      default: nextState = IDLE_STATE;
    endcase
  end
  // Sequential logic for state register and synchronous reset
always @(posedge CLK) begin
    if (RESET) begin
        currentState <= IDLE_STATE;</pre>
    end
    else begin
        currentState <= nextState;</pre>
    end
end
   endmodule
```


RTL:

currentState **RESET RESET** CLK **GRANT STATE 0** grant0 clk req0 req0 GRANT_STATE_1 grant1 req1 grant2 GRANT_STATE_2 req1 GRANT_STATE_3 req2 req2 grant3 req3 req3

State Machine



Compilation:



Test Bench:

Code:


```
`timescale 1ns / 1ps
module MooreArbiter tb;
reg clock;
reg reset;
reg [3:0] request;
wire [3:0] grant;
Arbiter uut (
    .clock(clock),
    .reset(reset),
    .request(request),
    .grant(grant)
);
reg [3:0] request sequence[7:0];
integer i;
initial begin
    forever #10 clock = ~clock; // 50 MHz clock
end
initial begin
    reset = 1;
    request = 4'b0000;
    #20;
    reset = 0;
    request_sequence[0] = 4'b0001;
    request_sequence[1] = 4'b0010;
    request_sequence[2] = 4'b0100;
    request_sequence[3] = 4'b1000;
    request_sequence[4] = 4'b0011;
    request sequence[5] = 4'b0110;
    request sequence[6] = 4'b1100;
    request sequence[7] = 4'b0000;
    for (i = 0; i < 8; i = i + 1) begin
        request = request sequence[i];
```

#20;
end

\$finish;
end

$\verb"endmodule"$

❖ Wave – Model sim:



316064569 - חיים עוזר

