# Software Architecture (SWE2)

## **Revisions**

Version	Author	Description	Date
v1.0.0	Hairu Mossa		28/09/2025

# **Document Approvals**

Role	Name	Signature	Date

## **Table of Contents**

1. Introduction	4
2. Hardware Architecture	
2.1 Description	
2.2 Hardware Architecture Diagram	
3. System (Software) Architecture	
4. System States	
5. Behavioral Sequence Diagrams	8
5.1 Control Loop (10 kHz) Normal Path	8
5.2 Control Loop (10 kHz) Overcurrent Path	9
5.3 Telemetry Loop (10 Hz)	10
6. Traceability	10

## 1. Introduction

This document describes the hardware and software architecture for the Buck Converter Embedded Control System. The architecture has been designed with layered abstraction, state management, and real-time control principles to ensure modularity, maintainability, and reliability.

#### The document includes:

- Hardware architecture overview.
- Software layered architecture.
- System states and transitions.
- Behavioral sequence diagrams for control and telemetry flows.


## 2. Hardware Architecture

## 2.1 Description

The hardware platform is based on an STM32F103/405 microcontroller with the following peripherals:

- ADC (Analog-to-Digital Converter)
  - Measures input voltage, output voltage, output current, and system temperature.
- PWM Timer
  - Generates 20 kHz switching signal for buck converter MOSFET.
- CAN Controller
  - Provides telemetry and error reporting to external systems.
- System Timers
  - o 10 kHz (control loop).
  - 10 Hz (telemetry loop).
- Temperature Sensor
  - For thermal protection and monitoring.
- Power Stage
  - Buck converter with MOSFET driver and passive elements (inductor, capacitor).

### 2.2 Hardware Architecture Diagram



## 3. System (Software) Architecture

## 3.1 Layered Architecture Description

The software is organized into five layers

#### 1. Application Layer

- Orchestrates overall control, telemetry, and error handling.
- o Includes app\_main, app\_control, app\_telemetry, app\_state.

#### 2. Controller Layer

- o Implements algorithms (PID, limiters, error handling).
- Includes pid\_controller, adc\_controller, pwm\_controller, error\_controller.

#### 3. Interface Layer

- Abstracts hardware peripherals with clean APIs.
- o Includes if\_adc, if\_pwm, if\_can, if\_timer, if\_temp.


#### 4. System Layer

- HAL/LL drivers generated by CubeMX.
- Direct MCU register access (ADC, CAN, TIM, GPIO).

#### 5. Hardware Layer

Physical microcontroller, sensors, and power stage.

## 3.1 System Architecture Diagram (Layered)



# 4. System States


## 4.1 State Description

IDLE: System powered but PWM disabled. Waits for start condition.

**RUNNING:** System actively regulates output voltage, runs control loop at 10 kHz, sends telemetry at 10 Hz.


**ERROR:** Entered when fatal errors (ADC failure, overtemperature) occur. PWM disabled, error broadcast persists.

# 4.2 State Diagram




# 5. Behavioral Sequence Diagrams


# 5.1 Control Loop (10 kHz) Normal Path



# 5.2 Control Loop (10 kHz) Overcurrent Path



## 5.3 Telemetry Loop (10 Hz)



## 6. Traceability

This architecture supports the requirements defined in the **System Requirements (SyRS)** and **Software Requirements (SRS)**:

- Voltage regulation (SYS\_0002 → SWR\_0002) handled in Controller Layer (PID).
- Current limiting (SYS\_0004 → SWR\_0004) enforced in Controller + Error Controller.
- Telemetry (SYS\_0005 → SWR\_0005) implemented by Application → CAN Controller.
- State transitions (SYS\_0016-0019 → SWR\_0011, SWR\_0012) implemented by Application State Machine.