## Xilinx Introduction



# Xilinx Introduction

2008



## **Introducing Xilinx**

- Leader in one of the fastest growing semiconductor segments
  - Invented programmable chip in 1984
  - 7,500+ customers; 50,000 design starts/year
- Leader in semiconductor process technologies
  - First to 180nm, 150nm, 130nm, 90nm
  - First to 65nm with Virtex<sup>™</sup>-5 in 2006
- Enable hardware to "change its spots"
  - Fastest time-to-market
  - Field upgradeability
  - Real-time reconfiguration
- Pioneer of fabless semiconductor model
  - Focus on design, marketing, support
  - Partner for everything else
- A well-managed company and a **Great** place to work



# Programmability Is Mainstream


#### ASIC/PLD Vendor Rankings

	<u>2006</u>	2005	2004	2003	2002	<u>2001</u>	2000	1999
1.	XILINX	IBM	IBM	IBM	IBM	IBM	IBM	IBM
2.	IBM	XILINX	XILINX	NEC	NEC	Agere	Lucent	Lucent
3.	NEC	Fujitsu	NEC	XILINX	Agere	LSI Logic	LSI Logic	NEC
4.	Altera	NEC *	Fujitsu	Fujitsu	XILINX	XILINX	NEC	LSI Logic
5.	Fujitsu	Altera	Altera	Agere	Fujitsu	NEC	XILINX	Fujitsu
6.	Toshiba	Toshiba	Renesas	Toshiba	LSI Logic	Altera	Fujitsu	XILINX

Source: Gartner Dataquest (1998-2001 rankings), iSuppli (2002-2006 rankings) Note: Lucent spun-off their semiconductor division in 2001 creating Agere Systems



# Xilinx Revenue







## Xilinx Revenue Breakdown

Q1 Calendar Year 2007

#### Revenue by Geography



#### Revenue by End Market









#### **World Class Process Technology**

Enabled through IBM and UMC Partnerships




# **Full xilinx Design**





#### How to select a device?



- What's your need?
  - Density?
  - Style ?
  - **I/O ?**
  - Performance ? x
  - Power ?
  - Configuration ?
  - Cost?
- Device's architecture & features?

#### **CPLD or FPGA?**

#### CPLD



- Non-volatile
- Consistent pin-to-pin timing
- Simple timing model
- Very low power consumption
- Lowest cost point
- Fast internal performance
- Small packages (QF, CP)
- Applications: Logic decode and integration, state machines, or standard bus interfaces (SPI, I2C, or SMBus, for example)





#### **FPGA**



- Needs a memory device to load design at power up
- Complex timing model
- Larger, more complex designs
- Memory resources
- Applications: PCI, high-speed serial communication, or embedded processors







# **Basic FPGA Architecture**

Slice and I/O Resources
Memory and Clocking Resources



# **Outline**



- Overview
- Slice Resources
- I/O Resources
- Block RAM and FIFO
- Clocking
- Summary



## Spartan-II/IIE, Virtex/VirtexE

IOB

**IOB** 

DH

R

0 B

## (1) Logic & Routing

Flexible logic implementation

Vector Based Routing

Internal 3-State bussing

# (2) System Interface SelectI/O+™ Technology

SelectI/O+<sup>™</sup> Technology Support major I/O standards

## (3)System Memory

Block Memory(4k bit)

Distributed Memory

**External Memory** 

## (4) System Clock Management

Digital Delay Lock Loops (DLLs)



**IOB** 

IOB

DH

**IP Solutions** 



**Xilinx Global Services** 




## Spartan-3, VirtexII FPGA

(1) Logic & Routing

Low cost CLB
Wider Input Functionality 
Vector Based Routing

(3) System Memory

Block Memory (18Kbit) Distributed Memory External Memory



(2) System Interface

Higher I/O at lower cost Digitally Controlled Impedance Built in DDR Registers

(4) System Clock Management

**Digital Clock Management (DCMs)** 

(5) Embedded Multiplier






#### VirtexII-Pro FPGA

(1) Logic & Routing

Low cost CLB
Wider Input Functionality 
Vector Based Routing

(3) System Memory

Block Memory (18Kbit) Distributed Memory External Memory



## (2) System Interface

Higher I/O at lower cost Digitally Controlled Impedance Built in DDR Registers

(4) System Clock Management

**Digital Clock Management (DCMs)** 

(5) Embedded Multiplier

(7) Rocket IO (3.125 G)



**Software** 



**IP Solutions** 

(6) Embedded Processor




**Xilinx Global Services** 

**Global Support & Services** 



# Virtex-5 FPGA Platform

### **Feature Overview**



## Virtex-4/5 is based on Columnar Architecture Domain Optimized Logic


- Revolutionary Advance in FPGA Architecture
- Enables "Dial-In" Resource Allocation Mix
  - Logic
  - DSP
  - RAM
  - I/O
  - MGT
  - DCM
  - PowerPC<sup>®</sup>
- Enabled by Flip-Chip Packaging Technology
  - I/O Columns Distributed Throughout the Device
  - Distributed IO improves signal integrity and PWR / GND distribution

Logic DSP **PowerP** Clocking & Config

http://www.xilinx.com/virtex4



# Xilinx FPGA Fabric





# **Outline**






- clocking
- I/O Resources
- Block RAM and FIFO
- Clocking
- Summary



## Configurable Logic Block (CLB)


Flexible Logic Building Blocks



- 4 slices per CLB
  - 2 SLICEM contain Memory
  - 2 SLICEL are Logic only
- Wide-input functions
  - 16:1 multiplexer in 1 CLB
  - 32:1 multiplexer in 2 CLBs, 1 level
- Fast arithmetic functions
  - 2 look-ahead carry chains per CLB column
- Four 16-bit addressable shift registers
  - Cascadable
- General routing via switch matrix
  - Plus fast direct routing


## Simplified Slice Structure

• 4 slices in each CLB



## **Look-Up Tables**

- Combinatorial logic is stored in Look-Up Tables (LUTs)
  - Also called Function Generators (FGs)
  - Capacity is limited by number of inputs, not complexity
- Delay through the LUT is constant




Α	В	С	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	0 0 1	0 1	0
0 0 0 0 0	0 0 0 0 1 1	1	1	0 0 0 1 1
0	1	0	0	1
0	1	0	1	1
1	1	0	0	0
1	1	0	0 1	0
1 1 1 1	1 1 1 1	0 0 1	0	0 0 0
1	1	1	1	1




# Real 6-Input LUT

## **Reduce Logic Levels and Improve Performance**





## **Digital Clock Manager (DCM)**



4 DCMs located at top and bottom of the Block RAM columns


- Clock phase de-skew
- 50% Duty cycle correction
- DLL performance
  - 25Mhz to 325Mhz
  - 100ps Jitter
- Phase Shift
  - 0, 90, 180, 270
  - CLK Period/256
  - m/n clock multiply & divide
  - M= 2 to 32, D= 1 to 32
- Temperature compensation




# Higher Precision 550MHz Clock Management

### Design Challenge

- Meeting high frequency clocking requirements with lower jitter
- Differential Global Clocks and I/O Clocks ensure low skew and jitter
- DCMs provide precise phase control for better design margins
- PLLs provide greater than 2x jitter filtering










# **Embedded Memory**

Maximizing Memory Bandwidth and Flexibility






High-speed memory interface DDR,QDR, FCRAM, ZBT






## **Embedded Block RAM**



- Synchronous Operation
- Independent port A and B configuration
- Support for data width conversion including parity bits
- 2 ns Read Access




Configuration	Depth	Data bits	Parity bits
16K x 1	16Kb	1	0
8K x 2	8Kb	2	0
4K x 4	4Kb	4	0
2K x 9	2Kb	8	1
1K x 18	1Kb	16	2
512 x 36	512	32	4

Configurations available on each port



## **Embedded Multipliers**

High Performance 18-bit x 18-bit Multipliers



- Flexibility
  - From 12 to 104 *embedded* multipliers
  - 18 x 18 bit Signed or 17 x 17 bit Unsigned operation
  - 2's complement signed operation
  - 4 to 18 bit operands
  - Combinational & pipelined options
- Enabling Real-time DSP Processing
  - Build up to 104 18 x 18 MACs
  - Up to 26 complex 18 x 18 multiplies
- 1:1 association with block RAM


- Click here to learn more on the Xilinx DSP Solution -



# High Precision 550 MHz DSP48E Slice

#### Design Challenge

- Need wider multipliers for higher precision floating point applications
- Lower power consumption for high performance designs
- Up to 175% bandwidth increase over Virtex-4
  - Multiplier width increased to 25x18 bits
  - Fully cascadable for adder chain architectures
  - Build wider filters with fewer slices, lower cost
- 40% power reduction over Virtex-4
  - 1.38mW/100MHz at a 38% toggle rate
  - 1.46W for 192 slices @ 550MHz
    - → 105 GMACCs/s bandwidth







## Cascadable DSP48E Slices


### Design Challenge

- Need to cascade DSP functions without performance loss
- Minimize resources for complex DSP functions
- Adder Chain Implementation
  - 550MHz performance
  - Implements high precision filters with no additional logic
- Complex functions implemented with fewer slices

Functions	Virtex-4 FPGA	Virtex-5 FPGA
35x25 Bit Multiply	4 Slices	2 Slices
35x25 Complex Multiply	8 Slices	4 Slices
24x24 S. P. Floating Point	4 Slices	2 Slices








Parallel Adder Chain Implementation




## **IOB** Element



- Input path
  - Two DDR registers
- Output path
  - Two DDR registers
  - Two 3-state DDR registers
- Separate clocks for In & Out
- Set and reset signals are shared
  - Separated sync/async
  - Separated Set/Reset attribute per register



## Comprehensive I/O Connectivity




- Single ended and differential
  - 784 single-ended, 344 differential pairs
  - 622 Mb/sec LVDS
  - 23 I/O standards, 8 flexible I/O banks
  - PCI 32/33 and 64/33 support
  - Eliminate costly bus transceivers
  - Multiple package options
- Voltages: 3.3V, 2.5V, 1.8V, 1.5V, 1.2V
- On Chip Digitally Controlled Impedance

8 I/O banks enable multiple simultaneous standards

Chip-to-Chip Interfacing:

Backplane Interfacing:

**High-speed Memory Interfacing:** 





## Select I/O-Ultra


	Standard	Output V <sub>CCO</sub>	Input V <sub>REF</sub>
	LVTTL	3.3V	
	LVCMOS33	3.3V	
	LVCMOS25	2.5V	
	LVCMOS18	1.8V	
	LVCMOS15	1.5V	
	LVCMOS12	1.2V	
þ	PCI 32/64 bit 33MHz	3.3V	
Single ended	SSTL2 Class I	2.5V	1.25V
le e	SSTL2 Class II	2.5V	1.25V
ing	SSTL18 Class I	1.8V	0.9V
S	HSTL Class I	1.5V	0.75V
	HSTL Class III	1.5V	0.9V
	HSTL18 Class I	1.8V	0.9V
	HSTL18 Class II	1.8V	0.9V
	HSTL18 Class III	1.8V	1.1V
	GTL		0.8V
	GTL+		1.0V
	LVDS2.5	2.5V	
a	Bus LVDS2.5	2.5V	
enti	Ultra LVDS2.5	2.5V	
Differential	LVDS_ext2.5	2.5V	
D	RSDS	2.5V	
	LDT2.5	2.5V	

- 3.3v to 1.2v standards
- More standards for system integration
  - Chip-to-chip, chip-to-memory, chip-to-backplane
- Differential standards
  - Higher I/O performance
  - Lower power and EMI
  - Lower cost




# **DCI Technology**

Digitally Controlled Impedance



- On-Chip Termination
- Maximize I/O bandwidth
  - Matched I/O low noise signals
  - Full clock period yields faster system performance
- Reduce total board cost
  - Eliminate termination resistors
  - Delivers small broads, easier layout and less layers
- Increase system reliability
  - Greatly reduced overall components
  - Less chance of manufacturing of field failures
- Elimination of Stub reflection Noise
  - No traces between termination resistor and package pins
  - Termination if directly connected to I/O drives

## Impedance Mismatches





# Summary

- CLB: Configurable Logic Block—contains four slices
- Slice: Contains four LUTs, four registers, and carry logic
- LUT: 6-input LUT—the basic element for implementing combinatorial logic
- CMT: two DCM and one PLL per CMT
- DCM: Digital Clock Manager—used to de-skew clock and create other clocks
- PLL: Phase-Locked Loop—reduces internal clock jitter
- Block RAM/FIFO: 36-kb block RAM or FIFO





# **Xilinx Tool Flow**



#### Lessons



- Overview
- ISE Software
- ISE Simulator
- Summary




#### **Foundation Series ISE Software**

- Foundation Series<sup>™</sup> ISE
   (Integrated Software Environment)
- For PC platforms:
  - Windows 2000 platform
  - Windows XP platform
  - Linux and WINE platform
- For workstation platforms:
  - Solaris Operating System platform






## **Project Navigator**






## Xilinx Design Process

- Step 1: Design entry
  - HDL (Verilog or VHDL) or schematic drawings
- Step 2: Synthesis
  - Translates V, VHD, and SCH files into an industry-standard Electronic Design Interchange Format (EDIF) file format
- Step 3: Implementation
  - Translate, Map, Place & Route
- Step 4: Configuration
  - Download a BIT file into the FPGA
- Simulation can occur after steps 1, 2, or 3






#### **Tools and Processes**





## Implementing a Design into a Xilinx Device





## After Implementation, Create a File Called a Bitstream



### Lessons






- ISE Simulator
- Summary



## Project Navigator is the Graphical Interface to the ISE Tool Suite






## Creating a Project

New Project Wizard - Create New Project Select File → New Enter a name and location for the project Project name: Project location **Project** controller C:\training\desperf\labs\controller ... **New Project Wizard** Mew Project Wizard - Device Properties Select the device and design flow for the project guides you through on-level source typ Value Property Name HDL Product Category General Purpose the process Spartan3E Family Device XC3S100E Package VQ100 Project name Speed and location Top-Level Source Type Synthesis Tool XST (VHDL/Verilog) Target device Simulator Modelsim-PE VHDL Preferred Language VHDL Software flow New Project Wizard - Create New Source Create or add • Create a new source New Source.. source files Source File Type Remove



## Creating and Adding Source Files


- Double-click Add Existing Source to include an existing source file
- Double-click Create New Source and choose the type of file to create a new source file
  - HDL
  - IP
  - Schematic
  - State diagram
  - Testbench
  - Constraints





## Implementing a Design

- Implement a design
  - Select the top-level source file in the Sources window
    - HDL, schematic, or EDIF, depending on your design flow
  - Double-click Implement
     Design in the Processes
     window





# Checking the Implementation Status


- The ISE software will run all of the necessary steps to implement the design
  - Synthesize HDL code
  - Translate
  - Map
  - Place & Route

✓ = process was completed successfully

! = warnings

? = a file that is out of date


X = errors





## Simulating a Design


- Simulate a design
  - Select Sources for: Behavioral Simulation
  - Expand Xilinx ISE Simulator in the Processes window
  - Double-click Simulate
     Behavioral Model or
     Simulate Post-Place & Route
     Model
    - You can also simulate after Translate or after Map





# Design Summary Displays Design Data


- Quick view of reports, constraints
- Project status
- Device utilization
- Design summary options
- Performance and constraints
- Reports





## Programming the FPGA

- There are two ways to program an FPGA
  - Through a PROM device
    - You must generate a file that the PROM programmer can understand
  - Directly from the computer
    - Use the iMPACT configuration tool





### Lessons

- Overview
- ISE Software
- ISE Simulator
- Summary



### **ISE Simulator**

- First simulator created by Xilinx
- Supports VHDL and Verilog designs
- Includes a waveform editing tool for creating testbenches graphically
  - No need to learn HDL syntax
  - Waveforms can be converted to HDL for using in third-party simulators




#### **Create New Source**

 In the Process window, doubleclick Create New Source




- Select source typeTest Bench Waveform
- Enter a filename





## Initialize Timing


- Define basic timing
- relationships for singleclock,
- fully synchronous
- designs
  - Active edge
  - Clock waveform
  - Input setup time
  - Output valid delay
  - Initial offset
- Global reset support
- Length of testbench






### Waveform Editor


- Blue regions indicate setup time for inputs before a clock edge
- Yellow regions indicate delay for outputs after a clock edge
- Buses can be expanded to view individual signals
  - Default display radix is decimal
- Click a signal to toggle the signal level
  - For buses, click and type in a value



## Running a Simulation

- With a testbench
  - Select a source for Behavioral Simulation
  - Select a testbench (.tbw) in the Sources window
  - Expand the Xilinx ISESimulator process
  - Double-click SimulateBehavioral Model
  - Testbench automatically executes








### Simulation Results

- Background is gray to indicate that this window is read-only
- Toolbar buttons for adding markers, measuring delays, and zooming
- Buses can be expanded to view individual signals





#### Lessons

- Overview
- ISE Software
- ISE Simulator



Summary



## Summary

- Implementation means more than place & route
- Xilinx provides a simple pushbutton tool to guide you through the design process
- The waveform editor helps you create a test bench without requiring knowledge of HDL syntax
- ISE Simulator supports VHDL and Verilog designs





## **CORE Generator System**



## **Objectives**

#### After completing this module, you will be able to:

- Describe the differences between LogiCORE™ and AllianceCORE™ solutions
- Identify two benefits of using cores in your designs
- Create customized cores by using the CORE Generator™ software system GUI
- Instantiate cores into your schematic or HDL design
- Run behavioral simulation on a design that contains cores



#### **Outline**

- Introduction
  - Using the CORE Generator System
  - CORE Generator Design Flows
  - Summary



#### What are Cores?

- A core is a ready-made function that you can instantiate into your design as a black box
- Cores can range in complexity
  - Simple arithmetic operators, such as adders, accumulators, and multipliers
  - System-level building blocks, such as filters, transforms, and memories
  - Specialized functions, such as bus interfaces, controllers, and microprocessors
- Some cores can be customized



## **Benefits of Using Cores**

- Save design time
  - Cores are created by expert designers who have in-depth knowledge of Xilinx FPGA architecture
  - Guaranteed functionality saves time during simulation
- Increase design performance
  - Cores that contain mapping and placement information have predictable performance that is constant over device size and utilization
  - The data sheet for each core provides performance expectations
    - Use timing constraints to achieve maximum performance



## **Types of Cores**

LogiCORE™ solutions



AllianceCORE™ solutions





## **LogiCORE Solutions**

- Typically customizable
- Fully tested, documented, and supported by Xilinx
- Many are pre-placed for predictable timing
- Many are unlicensed and provided for free with Xilinx software
  - More complex LogiCORE™ solution products are licensed
- VHDL and Verilog flow support for several EDA tools
- Schematic flow support for most cores



#### AllianceCORE Solutions

- Point-solution cores
  - Typically not customizable (some HDL versions are customizable)
- Sold and supported by Xilinx AllianceCORE™ solution partners
  - Partners can be contacted directly to provide customized cores
- All cores are optimized for Xilinx; some are pre-placed
- Typically supplied as an Electronic Design Interchange Format (EDIF) netlist
- VHDL and Verilog flow support; some schematic support



## **Sample Functions**

- LogiCORE™ solu
   DSP functions
  - Time skew buffers, Finite Impulse Response (FIR) filters, and correlators
  - Math functions
    - Accumulators, adders, multipliers, integrators, and square root
  - Memories
    - Pipelined delay elements, single- and dual-port RAM
    - Synchronous FIFOs
  - PCI master and slave interfaces, PCI bridge

- AllianceCORE™ solutions
  - Peripherals

- Alliance
- DMA controllers
- Programmable interrupt controllers
- UARTs
- Communications and networking
  - ATM
  - Reed-Solomon encoders and decoders
  - T1 framers
- Standard bus interfaces
  - PCMCIA, USB



#### **Outline**


- Introduction
- Using the CORE Generator System
  - CORE Generator Design Flows
  - Summary



## **Invoking CORE Generator**


Can access from within ISE using the New Source Wizard

- From the Project Navigator, select Project → New Source
- Select IP (CoreGen & Architecture Wizard) and enter a *filename*
- Click Next and then select the type of core





### **Core Customize Window**





#### **CORE Data Sheets**


 Performance expectations (not shown)

**Features** 


Functionality -

**Pinout** 

Resource utilization



**Dual Port Block Memory for** 





ality. The number of slices required depends on the way that the depth is constructed from the primitives, the data

#### **Outline**

- Introduction
- Using the CORE Generator System
- CORE Generator Design Flows
  - Summary



## **HDL Design Flow**


#### Generate and integrate cores

- Generate a core
  - Netlist file (EDN, NGO)
  - Instantiation template files (VHO or VEO)
  - Behavioral simulation wrapper files (VHD or V)
- Instantiate the core
  - Cut and paste from the templates provided in the VEO or VHO file
- Perform a behavioral simulation
  - The ISE™ software automatically uses wrapper files when cores are present in the design
  - VHDL: Analyze the wrapper file for each core before analyzing the file that instantiates the core
- Synthesize and implement the design



#### **Generate Core**

Parameterize the core using the GUI and generate the project files






#### **Instantiate Core**

Access HDL instantiation templates (VHO and VEO) from the ISE Language Templates

#### Go to Edit $\rightarrow$ Language Templates





#### **Perform Behavioral Simulation**


XilinxCoreLib simulation library available for performing behavioral simulation on netlist cores

- Before your first behavioral simulation, you must run compxlib.exe to compile the XilinxCoreLib simulation library
  - Located in the \$XILINX|bin|<platform> directory
- If you download new or updated cores, additional simulation models will be automatically extracted during installation



## Synthesize and Implement

The core netlist will merge with the design during the translate phase of Implementation





#### **Outline**

- Introduction
- Using the CORE Generator System
- CORE Generator Design Flows
- Summary



## Summary

- A core is a ready-made function that you can insert into your design
- LogiCORE™ solution products are sold and supported by Xilinx
- AllianceCORE™ solution products are sold and supported by AllianceCORE solution partners
- Using cores can save design time and provide increased performance
- Cores can be used in schematic or HDL design flows

