


22 23



Page Table Size

## How big is a page table on the following machine? Given:

- · 32-bit machine
- 4KB per page
- 4B page table entries (PTEs) (see struct definition, prev slide)

### Can determine:

- 32-bit machine  $\rightarrow$  32-bit VA  $\rightarrow$  4GB virtual memory (2<sup>32</sup>=4G)
- 4GB virtual memory / 4KB page size ightarrow 1M VPs
- Each VP needs a PTE: 1M VPs  $\rightarrow$  1M PTEs
- 1M PTEs x 4B-per-PTE  $\rightarrow$  4MB
- How big would the page table be with 64KB pages?
- · How big would it be for a 64-bit machine?
- Page tables can get big (see next slides)

25

## How big is a page table on the following machine? Given:

Page Table Size

· 32-bit machine

24

- 64KB per page
- 4B page table entries (PTEs)

#### Can determine:

- 32-bit machine → 32-bit VA → 4GB virtual memory (2<sup>32</sup>=4G)
- 4GB virtual memory / 64KB page size  $\rightarrow$  64K VPs
- Each VP needs a PTE: 64K VPs → 64K PTEs
- 64K PTEs x 4B-per-PTE → 256KB
- Not so bad. What about 64-bit machine?

Page Table Size


# How big is a page table on the following machine? Given:

- 64-bit machine
- 64KB per page

#### Can determine:


- 64-bit machine  $\rightarrow$  64-bit VA  $\rightarrow$  9,223,372,036,854,775,807B virtual memory
- 64KB page size → > 100 trillion VPs !!!!

26 27




Multi-Level Page Table (PT) 20-bit VPN 2nd-level · Upper 10 bits index 1st-level table **PTEs** Lower 10 bits index 2nd-level table 1st-leve int ppn;
int is\_valid, is\_dirty, is\_swapped; PTE; struct { struct PTE ptes[1024]; } L2PT;
struct L2PT \*page\_table[1024]; 1st 10 bits: find correct page 2<sup>nd</sup> 10 bits: find correct PTE in page

28 29



Page-Level Protection Page-level protection • Piggy-back page-table mechanism • Map VPN to PPN + Read/Write/Execute permission bits · Attempt to execute data, to write read-only data? • Exception → OS terminates program · Useful (for OS itself actually) int is\_valid, is\_dirty, is\_swapped, permissions; struct PTE page\_table[NUM\_VIRTUAL\_PAGES]; int translate(int vpn, int action) {
 if (page\_table[vpn].is\_valid &&
 ! (page\_table [vpn].permissions


30 31




- - · Accessed by physical addresses
  - · Allows multiple processes to have blocks in cache at same
  - Allows multiple processes to share pages
  - Cache doesn't need to be concerned with protection issues
    - Access rights checked as part of address translation
- · Perform Address Translation Before Cache Lookup
  - But this could involve a memory access itself (of the PTE)
  - · Of course, page table entries can also become cached


### Address Translation Mechanics II


- Conceptually
  - Translate VA to PA before every cache access
  - Walk the page table before every load/store/insn-fetch
  - Would be terribly inefficient (even in hardware)
- - Translation Lookaside Buffer (TLB): cache translations
  - · Only walk page table on TLB miss
- · Hardware truisms
  - Functionality problem? Add indirection (e.g., VM)
  - Performance problem? Add cache (e.g., TLB)






34 35





36



TLB Organization

Like caches: TLBs also have ABCs
Capacity
Associativity (At least 4-way associative, fully-associative common)
What does it mean for a TLB to have a block size of two?
Two consecutive VPs share a single tag
Like caches: there can be L2 TLBs

Example: AMD Opteron
32-entry fully-assoc. TLBs, 512-entry 4-way L2 TLB (insn & data)
KB pages, 48-bit virtual addresses, four-level page table

Rule of thumb: TLB should "cover" L2 contents
In other words: (#PTEs in TLB) x page size ≥ L2 size
Why? Consider relative miss latency in each...

#### **TLB Misses**

- TLB miss: translation not in TLB, but in page table
  - Two ways to "fill" it, both relatively fast
- Software-managed TLB: e.g., Alpha, MIPS, ARM
  - Short (~10 insn) OS routine walks page table, updates TLB
  - + Keeps page table format flexible
  - Latency: one or two memory accesses + OS call (pipeline flush)
- Hardware-managed TLB: e.g., x86
  - Page table root in hardware register, hardware "walks" table
  - + Latency: saves cost of OS call (avoids pipeline flush)
  - Page table format is hard-coded
- Trend is towards hardware TLB miss handler

40

40

### Summary

- OS virtualizes memory and I/O devices
- Virtual memory
  - "infinite" memory, isolation, protection, inter-process communication
  - · Page tables
  - Translation buffers
    - · Parallel vs. serial access, interaction with caching
  - · Page faults

42

## Page Faults

**Page fault**: PTE not in TLB or page table  $\rightarrow$  page not in memory

- Or no valid mapping  $\rightarrow$  segmentation fault
- Starts out as a TLB miss, detected by OS/hardware handler

#### **OS** software routine:

- · Choose a physical page to replace
  - "Working set": refined LRU, tracks active page usage
- If dirty, write to disk
- Read missing page from disk
  - Takes so long ( $\sim$ 10ms), OS schedules another task
- Treat like a normal TLB miss from here

41