

# Out-of-order pipeline • Execution (ooo) stages Select ready instructions · Send for execution Issue · Wakeup dependents Reg-read Writeback

## Dynamic Scheduling/Issue Algorithm

- · Data structures:
  - Ready table[phys\_reg] → yes/no (part of issue queue)
- Algorithm at "schedule" stage (prior to read registers):

foreach instruction:

if table[insn.phys\_input1] == ready && table[insn.phys\_input2] == ready then insn is "ready"

select the oldest "ready" instruction table[insn.phys\_output] = ready

Issue = Select + Wakeup

- Select N oldest, ready instructions
  - N=1, "xor"
  - N=2, "xor" and "sub"
  - Note: may have execution resource constraints: i.e., load/store/fp

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	у	p2	у	р6	0
add	p6	n	p4	у	р7	1
sub	p5	у	p2	у	p8	2
addi	р8	n		у	р9	3

Ready!

Ready!

### Issue = Select + Wakeup

- Wakeup dependent instructions
  - CAM search for Dst in inputs

  - Also update ready-bit table for future instructions

Insn	Inp1	R	Inp2	R	Dst	Age	
xor	p1	у	p2	у	p6	0	
add	p6	у	p4	у	р7	1	
sub	p5	у	p2	у	p8	2	
addi	p8	у		у	р9	3	

Ready bits

p1	у	
p2	у	
р3	у	
p4	у	
p5	у	
p6	у	
р7	n	
p8	у	
р9	n	


Issue


- Select/Wakeup one cycle
- Dependents go back to back
  - Next cycle: add/addi are ready:


Insn	Inp1	R	Inp2	R	Dst	Age
add	p6	у	p4	у	p7	1
addi	p8	у		у	p9	3


#### Register Read


- · When do instructions read the register file?
- Option #1: after select, right before execute
  - (Not done at decode)
  - Read **physical** register (renamed)
  - Or get value via bypassing (based on physical register name)
  - This is Pentium 4, MIPS R10k, Alpha 21264 style
- · Physical register file may be large
  - Multi-cycle read
- Option #2: as part of dispatch, keep values in Issue Queue
  - Pentium Pro, Core 2, Core i7

















## Multi-cycle operations

- Multi-cycle ops (load, fp, multiply, etc.)
  - · Wakeup deferred a few cycles
    - Structural hazard?
- · Cache misses?
  - Speculative wake-up (assume hit)
  - Cancel exec of dependents
  - · Re-issue later
  - Details: complicated, not important

## Re-order Buffer (ROB)


- · All instructions in order
- · Two purposes
  - · Misprediction recovery
  - In-order commit
    - Maintain appearance of in-order execution
    - · Freeing of physical registers


5


#### **RENAMING REVISITED**


## Renaming revisited


- Overwritten register
  - Freed at commit
  - Restore in map table on recovery
    - Branch mis-prediction recovery
  - Also must be read at rename




























#### Recovery


- Completely remove wrong path instructions
  - Flush from IQ
  - Remove from ROB
  - Restore map table to before misprediction
  - · Free destination registers


	Reco	over	y example	
Original insns		R	enamed insns	Overwritten Reg
bnz rl loop $xor rl, r2 \rightarrow r3$ add r3, r4 $\rightarrow$ r4 sub r5, r2 $\rightarrow$ r3 addi r3, l $\rightarrow$ r1		ac su	az p1, loop or p1, p2 $\rightarrow$ p6 id p6, p4 $\rightarrow$ p7 ib p5, p2 $\rightarrow$ p8 idi p8, 1 $\rightarrow$ p9	[ ] [p3] [p4] [p6] [p1]
	r1	р9		
	r2	p2		
	r3	p8		
	r4	p7		
	r5	р5	p10	
	Мар	table	Free-list	
				70





	Reco	over	y exa	mple	
Original insns		Re	enamed in	sns	Overwritten Reg
bnz rl loop xor rl, r2 → r3 add r3, r4 → r4		xc	z p1, loop or p1, p2 ld p6, p4	→ p6	[ ] [p3] [p4]
	r1	p1			
	r2	p2		p7	
	r3	р6		p8	
	r4	p4		p9	
	r5	р5		p10	
	Мар	table	F	ree-list	
					73





#### What about stores

- Stores: Write D\$, not registers
  - Can we rename memory?
  - Recover in the cache?

No (at least not easily)

- · Cache writes unrecoverable
- Stores: only when certain
  - Commit

## Commit

Original insns	Renamed insns	Overwritten Red
xor r1, r2 → r3	xor p1, p2 $\rightarrow$ p6	[p3]
add r3, r4 $\rightarrow$ r4	add p6, p4 $\rightarrow$ p7	[p4]
sub r5, r2 $\rightarrow$ r3	sub p5, p2 $\rightarrow$ p8	[p6]
addi r3, $1 \rightarrow r1$	addi p8, 1 $\rightarrow$ p9	[1q]

- At commit: instruction becomes architected state
- In-order
- Only when instructions are finished
- Free overwritten register (why?)

## Freeing over-written register

Original insns	Renamed insns	Overwritten Re
$\begin{array}{c} xor  r1, r2 \rightarrow r3 \\ add  r3, r4 \rightarrow r4 \\ sub  r5, r2 \rightarrow r3 \end{array}$	xor p1, p2 - padd p6 p4 - psub p5, p2 - ps	[p3] [p4]
addi r3,1 $\rightarrow$ r1	addi p8, 1 $\rightarrow$ p	


- Before xor: r3→ p3
  After xor: r3→ p6
  - Insns older than xor reads p3
  - Insns younger than xor read p6 (until next r3-writing instruction)
- At commit of xor, no older instructions exist
  - No one else needs p3 → free it!

Commit Example							
Original insns		Rename	ed insns	Overwritten Reg			
$xor r1, r2 \rightarrow r3$ $add r3, r4 \rightarrow r4$ $sub r5, r2 \rightarrow r3$ $addi r3, 1 \rightarrow r1$		add p6 sub p5	$p2 \rightarrow p6$ $p4 \rightarrow p7$ $p2 \rightarrow p8$ $p1 \rightarrow p9$	[p3] [p4] [p6] [p1]			
	r1	р9	p10				
	r2	p2					
	r3	p8					
	r4	р7					
	r5	р5					
	Map ta	able	Free-list				
I				79			

Commit Example						
Original insns	Renamed insns Overwritten Reg					
$xor r1, r2 \rightarrow r3$ $add r3, r4 \rightarrow r4$ $sub r5, r2 \rightarrow r3$ $addi r3, 1 \rightarrow r1$	xor p1, p2 $\rightarrow$ p6 add p6, p4 $\rightarrow$ p7 sub p5, p2 $\rightarrow$ p8 addi p8, 1 $\rightarrow$ p9	[p4] [p6]				
	r1 p9 r2 p2 r3 p8					
	r4 p7 r5 p5					
	Map table Free-li	ist so				

Commit Example						
Original insns	Renamed insns Overwritten					
add r3,r4 $\rightarrow$ r4 sub r5,r2 $\rightarrow$ r3 addi r3,1 $\rightarrow$ r1		su	ld p6, p4 lb p5, p2 ldi p8, 1	→ p8	[p4] [p6] [p1]	
	r1	р9		p10		
	r2	p2		р3		
	r3	p8		p4		
	r4	р7				
	r5	р5				
	Мар	table	Fr	ee-list	t	
					81	


Commit Example							
Original insns	Renamed insns Overwritten Re						
sub r5,r2 $\rightarrow$ r3 addi r3,1 $\rightarrow$ r1		$p5, p2 \to p8$ i p8, 1 $\to p9$	[p6] [p1]				
	r1 p9 r2 p2 r3 p8 r4 p7 r5 p5	p10 p3 p4 p6					
	•		82				



#### Out of order pipeline diagrams

- Standard style: large and cumbersome
- · Change layout slightly
  - Columns = stages (dispatch, issue, etc.)
  - Rows = instructions
  - Content of boxes = cycles
- For our purposes: issue/exec = 1 cycle
  - Ignore preg read latency, etc.
  - · Load-use, mul, div, and FP longer

84



## Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2				
add p2, p3 → p4				
xor p4, p5 → p6				
ld [p7] → p8				

2-wide

Infinite ROB, IQ, Pregs Loads: 3 cycles

### Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1			
add p2, p3 → p4	1			
xor p4, p5 → p6				
ld [p7] - p8				

#### Cycle 1:

• Dispatch 1st ld and add

### Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 $\rightarrow$ p4	1			
xor p4, p5 → p6	2			
ld [p7] → p8	2			

#### Cycle 2:

- Dispatch xor and 2<sup>nd</sup> ld
- 1st Ld issues -- also note WB cycle while you do this (Note: don't issue if WB ports full)

## Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 $\rightarrow$ p4	1			
xor p4, p5 → p6	2			
ld [p7] → p8	2	3	6	

#### Cycle 3:

- add and xor are not ready
  2nd load is → issue it

## Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 $\rightarrow$ p4	1	5	6	
xor p4, p5 → p6	2			
ld [p7] → p8	2	3	6	

#### Cycle 4:

- nothing
- Cycle 5:
  - add can issue

## Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 → p4	1	5	6	
xor p4, p5 → p6	2	6	7	
ld [p7] → p8	2	3	6	

- Cycle 6:
   1<sup>st</sup> load can commit (oldest instruction & finished)

## Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 → p4	1	5	6	7
xor p4, p5 → p6	2	6	7	
ld [p7] → p8	2	3	6	

#### Cycle 7:

• add can commit (oldest instruction & finished)

## Out of order pipeline diagrams


Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 → p4	1	5	6	7
xor p4, p5 → p6	2	6	7	8
ld [p7] → p8	2	3	6	8

#### Cycle 8:

• xor and ld can commit (2-wide: can do both at once)

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 → p4	1	5	6	7
xor p4, p5 → p6	2	6	7	8
ld [p7] → p8	2	3	6	8



#### HANDLING MEMORY OPS

## Dynamically Scheduling Memory Ops

- Compilers must schedule memory ops conservatively
- Options for hardware:
  - Hold loads until all prior stores execute (conservative)
  - Execute loads as soon as possible, detect violations (aggressive)
    - When a store executes, it checks if any later loads executed too early (to same address). If so, flush pipeline
  - Learn violations over time, selectively reorder (predictive)

```
Before Wronq(?)

ld r2,4(sp) ld r2,4(sp)

ld r3,8(sp) ld r3,8(sp)

add r3,r2,r1 //stall ld r5,0(r8) //does r8==sp?

add r5,0(r8) ld r6,4(r8) //does r8+4==sp?

ld r6,4(r8) //does r8+4==sp?

st r1,0(sp)

sub r5,r6,r4 //stall sub r5,r6,r4

st r4,8(r8) st r4,8(r8)
```

#### Loads and Stores

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 → p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

#### Cycle 3:

• Can Id [p7]→p8 execute? (why or why not?)

#### **Loads and Stores**

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 - p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

#### Aliasing (again)

- p5 == p7 ?
- p6 == p7 ?

Loads and Stores

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 → p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

Suppose p5 == p7 and p6 != p7

• Can ld [p7]→p8 execute? (why or why not?)

#### **Memory Forwarding**

- Stores write cache at commit
  - · Commit is in-order, delayed by all instructions
  - Allows stores to be "undone" on branch mis-predictions, etc.
- · Loads read cache
  - · Early execution of loads is critical
- · Forwarding
  - Allow store  $\rightarrow$  load communication before store commit
  - Conceptually like reg. bypassing, but different implementation
    - Why? Addresses unknown until execute

