# **CSE 560** Computer Systems Architecture

Dynamic Scheduling

Slides originally developed by Drew Hilton (IBM) and Milo Martin (University of Pennsylvania)

# Scheduling: Compiler or Hardware

#### Compiler

1

- + Potentially large scheduling scope (full program)
- + Simple hardware → fast clock, short pipeline, and low power
- Low branch prediction accuracy (profiling?)
- Little information on memory dependences (profiling?)
- Can't dynamically respond to cache misses
- Pain to speculate and recover from mis-speculation (h/w support?)

#### Hardware

- + High branch prediction accuracy
- + Dynamic information about memory dependences
- + Can respond to cache misses
- + Easy to speculate and recover from mis-speculation
- Finite buffering resources fundamentally limit scheduling scope
- Scheduling machinery adds pipeline stages and consumes power

This Unit: Dynamic Scheduling



- - · To reduce pipeline stalls
  - To increase ILP (insn level parallelism)

Two approaches to scheduling

- · Last Unit:
  - Static scheduling by the compiler
- · This Unit:
  - Dynamic scheduling by the hardware

4

6

#### Can Hardware Overcome These Limits?

- · Dynamically-scheduled processors
  - · Also called "out-of-order" processors
  - · Hardware re-schedules insns...
  - · ...within a sliding window of VonNeumann insns
  - · As with pipelining and superscalar, ISA unchanged
    - · Same hardware/software interface, appearance of in-order
- · Increases scheduling scope
  - · Does loop unrolling transparently
  - · Uses branch prediction to "unroll" branches
- Examples: Pentium Pro/II/III (3-wide), Core 2 (4-wide), Alpha 21264 (4-wide), MIPS R10000 (4-wide), Power5 (5-wide)
- · Basic overview of approach

3

## The Problem With In-Order Pipelines

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 F D E+E+E+ W mulf f2,f3→f2 subf f0,f1→f4 F d\* d\* D E\* E\* E\* E\* E\* W F p\* p\* D E+E+E+ W

· What's happening in cycle 4?

5

- mulf stalls due to data dependence
  - OK, this is a fundamental problem
- subf stalls due to pipeline hazard
  - Why? subf can't proceed into D because mulf is there
- That is the only reason, and it isn't a fundamental one
- Maintaining in-order writes to reg. file (both write £2)
- Why can't subf go into D in cycle 4 and E+ in cycle 5?

Real insn sequences pass values via registers/memory

• Three kinds of data dependences (where's the fourth?)

A Word About Data Hazards

l	Re	ad-after-write (RAW)	Write-after-read (WAR)	Write-after-write (WAW)	
l		True-dependence	Anti-dependence	Output-dependence	
l		add r2,r3 →r1	add <b>r2</b> ,r3 → r1	add r2,r3 → r1	
l		sub r1,r4 →r2	sub r5,r4 → r2	sub r1,r4 → r2	
ı	G	or r6,r3 <b>→</b> r1	or r6,r3 → r1	or r6,r3 <b>→</b> r1	
l	M	st r1 - [r2]	ld[r1] → r2	st r1 <b>→</b> [r2]	
ı	E	st r1 → [r2] ld[r2] → r4	st r3 <b>→</b> [r1]	st r3 <b>&gt;</b> [r2]	
L	M	10[12] 2 14	30 13 2 [11]	30 13 2 [12]	

- · Only one dependence between any two insns (RAW has priority)
- Focus on RAW dependences
- WAR and WAW: less common, just bad naming luck
  - · Eliminated by using new register names, (can't rename memory!)

#### Find the RAW, WAR, and WAW dependences

```
add r1 \leftarrow r2, r3
sub r4 ← r1, r5
and r2 \leftarrow r4, r7
xor r10 ← r2, r11
or r12 ← r10, r13
mult r1 ← r10, r13
```



7

8

#### Find the RAW, WAR, and WAW dependences

add r1  $\leftarrow$  r2, r3 sub r4 ← r1, r5 and r2  $\leftarrow$  r4, r7 xor r10 ← r2, r11 or r12 ← r10, r13 mult r1 ← r10, r13 RAW dependencies:

- r1 from add to sub
- r2 from and to xor
- r10 from xor to or
- r10 from xor to mult WAR dependencies:
- · r2 from add to and
- r1 from sub to mult WAW dependencies:
- r1 from add to mult

## Code Example

Raw insns:

True Dependencies
add r2,r3→r1 sub r2,r1→r3
mul r2,r3→r3 div r1,4→r1

False Dependencies
add r2,r3→r1 sub r2,r1→r3 mul r2,r3**→**r3 div r1,4→r1

- "True" (real) & "False" (artificial) dependencies
- Divide insn independent of subtract and multiply insns
  - · Can execute in parallel with subtract
- · Many registers re-used
  - Just as in static scheduling, the register names get in the wav
  - · How does the hardware get around this?
- Approach: (step #1) rename registers, (step #2) schedule

Step #1: Register Renaming

- · To eliminate register conflicts/hazards
- Architected vs. Physical registers level of indirection
  - Names: r1,r2,r3
  - Locations: p1,p2,p3,p4,p5,p6,p7
  - Original mapping: r1→p1, r2→p2, r3→p3, p4-p7 are available

Original insns

MapTable p1 p2 p3 p2 p3 p4 p2 p5

FreeList p4,p5,p6,p7 p5,p6,p7 p6,p7 p7

add r2,r3,r1 add p2,p3,p4 sub r2,r1,r3 mul r2,r3,r3 sub p2,p4,p5 mul p2,p5,p6 div p4,4,p7 div r1,4,r1

Renamed insns


- Renaming: conceptually write each register once
- + Removes **false** dependences
- + Leaves true dependences intact!
- When to reuse a physical register? After overwriting insn done

9

11

10

#### Step #2: Dynamic Scheduling add p2,p3,p4 sub p2,p4,p5 mul p2,p5,p6 div p4,4,p7 insn buffer Table P2 P3 P4 P5 P6 P7 Yes Yes add p2,p3,p4 Yes Yes Yes sub p2,p4,p5 and div p4,4,p7mul p2,p5,p6 Instructions fetch/decoded/renamed into Instruction Buffer · AKA "instruction window" or "instruction scheduler" Instructions (conceptually) check ready bits every cycle Execute when ready



## **REGISTER RENAMING**

Register Renaming Algorithm

- · Data structures:
  - maptable[architectural\_reg] → physical\_reg
  - · Free list: get/put free register
- Algorithm: at decode for each instruction:

```
insn.phys_input1 = maptable[insn.arch_input1]
insn.phys_input2 = maptable[insn.arch_input2]
insn.phys_to_free = maptable[arch_output]
new_reg = get_free_phys_reg()
insn.phys_output = new_reg
maptable[arch_output] = new_reg
```

- At "commit"
  - Once all older instructions have committed, free register put\_free\_phys\_reg(insn.phys\_to\_free)

13

p6

p7

р8

p9

p10

Renaming example

#### Original insns

xor r1, r2  $\rightarrow$  r3 add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1

r1 p1 r2 p2 r3 p3 r4 p4 r5 p5

Map table Free-list

14

Renaming example

Original insns Renamed insns

xor r1, r2  $\rightarrow$  r3  $\rightarrow$  xor p1, p2  $\rightarrow$  add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1

r1 p1 r2 p2 r3 p3 r4 p4 r5 p5

p9 p10

р6

p7

р8

Map table Free-list

Renaming example

xor p1, p2 → p6

15

16

Renaming example

Original insns Renamed insns  $xor r1, r2 \rightarrow r3$   $xor p1, p2 \rightarrow p6$ 

add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1

> r1 p1 r2 p2 r3 p3 r4 p4 r5 p5

Map table

p6
p7
p8
p9

p10 Free-list

Original insns Renamed insns


xor r1, r2  $\rightarrow$  r3 add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1


> r1 p1 r2 p2 **r3 p6** r4 p4 r5 p5

Map table


p7 p8 p9 p10

ole Free-list







Renaming example Original insns Renamed insns xor p1, p2  $\rightarrow$  p6 add p6, p4  $\rightarrow$  p7 xor r1, r2 → r3 add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1 r1 p1 r2 p2 r3 р6 р8 **p**7 r4 p9 p10 r5 р5 Map table Free-list





21 22


Renaming example Original insns Renamed insns xor p1, p2  $\rightarrow$  p6 add p6, p4  $\rightarrow$  p7 sub p5, p2  $\rightarrow$  **p8** xor r1, r2 → r3 add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3,  $1 \rightarrow r1$ р1 p2 r3 р6 **p8** p7 r4 p9 p10 r5 р5 Map table Free-list












27

DYNAMIC SCHEDULING

Dispatch
 Renamed instructions into ooo structures
 Re-order buffer (ROB)
 Holds all instructions until they commit
 Issue Queue
 Un-executed instructions
 Central piece of scheduling logic
 Content Addressable Memory (CAM) (more later)



Dispatch Steps


- Allocate IQ slot
  - Full? Stall
- · Read ready bits of inputs
  - · Table 1-bit per preg
- Clear **ready bit** of output in table
  - · Instruction has not produced value yet
- · Write data in IQ slot


32


Dispatch Example xor p1, p2 → p6 Ready bits add p6, p4  $\rightarrow$  p7 sub p5, p2  $\rightarrow$  p8 addi p8, 1  $\rightarrow$  p9 р1 у p2 y р3 у Issue Queue р4 у R Dst Age Insn Inp1 R Inp2 р5 у р6 у р7 у р8 у р9 у


Dispatch Example xor p1, p2  $\rightarrow$  p6 add p6, p4  $\rightarrow$  p7 sub p5, p2  $\rightarrow$  p8 addi p8, 1  $\rightarrow$  p9 Ready bits р1 у p2 y р3 у Issue Queue p4 y Dst Age Insn Inp1 R Inp2 R р5 у xor p1 p2 p6 p6 n р7 у р8 у р9 у

33 34









# Dynamic Scheduling/Issue Algorithm

- · Data structures:
  - Ready table[phys\_reg] → yes/no (part of issue queue)
- Algorithm at "schedule" stage (prior to read registers):

foreach instruction:
 if table[insn.phys\_input1] == ready &&
 table[insn.phys\_input2] == ready then
 insn is "ready"
select the oldest "ready" instruction
 table[insn.phys\_output] = ready

Issue = Select + Wakeup

- Select N oldest, ready instructions
  - N=1, "xor"
  - N=2, "xor" and "sub"
  - Note: may have execution resource constraints: *i.e.*, load/store/fp

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	у	p2	у	р6	0
add	р6	n	p4	у	р7	1
sub	p5	у	p2	у	p8	2
addi	p8	n		у	р9	3

Ready!

Ready!

39

# Issue = Select + Wakeup

- Wakeup dependent instructions
  - CAM search for Dst in inputs
  - Set read
  - Also update ready-bit table for future instructions

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	у	p2	у	p6	0
add	p6	у	p4	у	р7	1
sub	р5	у	p2	у	p8	2
addi	p8	у		у	р9	3
	•			•	•	

Ready bits

p2 y
p3 y
p4 y
p5 y
p6 y
p7 n
p8 y

p9 n

Issue

Select/Wakeup one cycleDependents go back to back

40

Next cycle: add/addi are ready:

Insn	Inp1	R	Inp2	R	Dst	Age
add	р6	у	p4	у	p7	1
addi	p8	у		у	p9	3

## Register Read

- · When do instructions read the register file?
- Option #1: after select, right before execute
  - (Not done at decode)
  - Read **physical** register (renamed)
  - Or get value via bypassing (based on physical register name)
  - This is Pentium 4, MIPS R10k, Alpha 21264 style
- · Physical register file may be large
  - Multi-cycle read

43


- Option #2: as part of issue, keep values in Issue Queue
  - Pentium Pro, Core 2, Core i7


xor RDY add p4 9 p5 6 p6 0 p7 0 p8 0 p9 0

OOO execution (2-wide)


p1 7


48







49 50









# Multi-cycle operations

- Multi-cycle ops (load, fp, multiply, etc.)
  - · Wakeup deferred a few cycles
    - Structural hazard?
- · Cache misses?
  - Speculative wake-up (assume hit)
  - Cancel exec of dependents
  - · Re-issue later
  - Details: complicated, not important

Re-order Buffer (ROB)

- · All instructions in order
- Two purposes
  - · Misprediction recovery
  - In-order commit
    - Maintain appearance of in-order execution
    - · Freeing of physical registers


55


56

# **RENAMING REVISITED**

# Renaming revisited

- Overwritten register
  - · Freed at commit
  - · Restore in map table on recovery
    - Branch mis-prediction recovery
  - · Also must be read at rename







Renaming example							
Original insns		_		Overwritten Reg			
xor r1,r2 $\rightarrow$ r3 add r3,r4 $\rightarrow$ r4 sub r5,r2 $\rightarrow$ r3 addi r3,1 $\rightarrow$ r1		→ ×c	pr p1, p2 → p6	[p3]			
	r1	p1					
	r2	p2	p7				
	r3	р6	p8				
	r4	р4	р9				
	r5	р5	p10				
	Мар	table	Free-list				
				61			


Renaming example							
Original insns		Renamed insns Overwritten Reg					
$xor r1, r2 \rightarrow r3$ $add r3, r4 \rightarrow r4$ $sub r5, r2 \rightarrow r3$ $addi r3, 1 \rightarrow r1$		xor p1, p2 $\rightarrow$ p6 add p6, p4 $\rightarrow$	[p3] [p4]				
	r1 p	1					
	r2 p	2 p7					
	r3 p	6 p8					
	r4 <b>p</b>	<b>4</b> p9					
	r5 p	5 p10					
	Map tab	le Free-list	İ.				
			62				


61 62

	Renaming example						
Original insns  xor r1,r2 → r3 add r3,r4 → r4 sub r5,r2 → r3 addi r3,1 → r1		xo	enamed insns r p1, p2 → p6 d p6, p4 → p7	Overwritten Reg			
	r1 r2 r3 r4 r5	p1 p2 p6 <b>p7</b> p5	p8 p9 p10				
				63			









**ROB** 

- · ROB entry holds all info for recover/commit
  - · Logical register names
  - Physical register names
  - · Instruction types
- · Dispatch: insert at tail
  - Full? Stall
- · Commit: remove from head
  - · Not completed? Stall

67

68

#### Recovery

- Completely remove wrong path instructions
  - Flush from IQ
  - Remove from ROB
  - Restore map table to before misprediction
  - · Free destination registers

Recovery example Original insns Renamed insns Overwritten Reg bnz rl loop bnz p1, loop xor r1, r2  $\rightarrow$  r3 add r3, r4  $\rightarrow$  r4 xor p1, p2  $\rightarrow$  p6 add p6, p4  $\rightarrow$  p7 sub p5, p2  $\rightarrow$  p8 addi p8, 1  $\rightarrow$  p9 [p3] [p4] sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1 [p6] [p1] r1 p9 r2 p2 р8 r3 р7 r4 r5 р5 p10 Map table Free-list

	Reco	ver	у ехаі	mple	
Original insns		Re	enamed in	<u>sns</u>	Overwritten Reg
bnz rl loop xor rl, r2 $\rightarrow$ r3 add r3, r4 $\rightarrow$ r4 sub r5, r2 $\rightarrow$ r3 addi r3, 1 $\rightarrow$ r1		xo ad su	z p1, loop r p1, p2 d p6, p4 b p5, p2 di p8, 1	→ p6 → p7 → p8	[ ] [p3] [p4] [p6] [p1]
	r1 r2	<b>p1</b> p2			
	r3 r4	р8 р7		p9	
	r5 Map t	p5 able	- Fr	p10 ree-list	
					71

Recovery example Original insns Renamed insns Overwritten Reg bnz r1 loop xor r1, r2  $\rightarrow$  r3 add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 [ ] [p3] [p4] [p6] bnz p1, loop xor p1, p2  $\rightarrow$  p6 add p6, p4  $\rightarrow$  p7 sub p5, p2  $\rightarrow$  p8 p1 r2 p2 r3 р8 p6 p9 r4 p7 r5 p10 p5 Free-list Map table

71 72

F	Reco	over	y exa	mple	
Original insns		Re	enamed in	<u>sns</u>	Overwritten Reg
bnz r1 loop xor r1, r2 → r3 add r3, r4 → r4		xo	z p1, loop r p1, p2 d p6, p4	→ p6	[ ] [p3] [p4]
	r1	p1			
	r2	p2		p7	
	r3	р6		8q	
	r4	p4		p9	
	r5	р5		p10	
	Мар	table	Fi	ree-list	
					73

Recovery example Overwritten Reg Original insns Renamed insns bnz r1 loop xor r1, r2 → r3 bnz p1, loop xor p1, p2  $\rightarrow$  p6 [ ] [p3] r1 p1 p6 r2 p2 p7 r3 p3 р8 r4 <u>p</u>4 p9 r5 p5 p10 Map table Free-list

73 74

	Recov	ery	example	_
Original insns		Rena	med insns	Overwritten Reg
bnz r1 loop		bnz p	1, loop	[ ]
		_		
	H -	51	р6	
		2	p7	
	r3 p	53	p8	
	r4 p	54	p9	
	r5 p	55	p10	
	Map tak	ole	Free-list	
				75

What about stores

• Stores: Write D\$, not registers

• Can we rename memory?


• Recover in the cache?


No (at least not easily)

• Cache writes unrecoverable

• Stores: only when certain

• Commit





	Cor	nmi	it Example	
Original insns  xor r1,r2 → r3 add r3,r4 → r4 sub r5,r2 → r3 addi r3,1 → r1		xc ac	enamed insns  or p1, p2 → p6  id p6, p4 → p7  ib p5, p2 → p8  idi p8, 1 → p9	Overwritten Reg  [p3] [p4] [p6] [p1]
	r1 r2 r3 r4 r5	p9 p2 p8 p7 p5	p10	
				79


	Commit Example	e
Original insns  xor r1,r2 → r3 add r3,r4 → r4 sub r5,r2 → r3 addi r3,1 → r1	Renamed insns  xor p1, p2 - p6  add p6, p4 - p7  sub p5, p2 - p8  addi p8, 1 - p9	[p3] [p4] [p6]
	r1     p9       r2     p2       r3     p8       r4     p7       r5     p5    Map table  Free-Indicates Fre	3

80

79

Commit Example						
Original insns	Re	enamed insns	Overwritten Reg			
add r3,r4 $\rightarrow$ r4 sub r5,r2 $\rightarrow$ r3 addi r3,1 $\rightarrow$ r1	su	d p6, p4 $\rightarrow$ p7 b p5, p2 $\rightarrow$ p8 di p8, 1 $\rightarrow$ p9	[p4] [p6] [p1]			
	r1 p9 r2 p2 r3 p8	p10 p3 p4				
	r4 p7 r5 p5					
	Map table	Free-list	81			

Commit Example						
Original insns	Renamed insns Overwritten Reg					
sub r5,r2 $\rightarrow$ r3 addi r3,1 $\rightarrow$ r1			b p5, p2 → p8 di p8, 1 → p9	[p6] [p1]		
	r1 r2	p9 p2	p10 p3			
	r3	p8 p7	p4			
	r5	р7 р5	p6			
	Map ta	able	Free-list	82		




Out of order pipeline diagrams

- Standard style: large and cumbersome
- · Change layout slightly
  - Columns = stages (dispatch, issue, etc.)
  - Rows = instructions
  - Content of boxes = cycles
- For our purposes: issue/exec = 1 cycle
  - Ignore preg read latency, etc.
  - Load-use, mul, div, and FP longer

83

84



# Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2				
add p2, p3 → p4				
xor p4, p5 → p6				
ld [p7] → p8				

2-wide

Infinite ROB, IQ, Pregs Loads: 3 cycles

85

86

# Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1			
add p2, p3 → p4	1			
xor p4, p5 → p6				
ld [p7] → p8				

#### Cycle 1:

87

• Dispatch xor and Id

# Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 $\rightarrow$ p4	1			
xor p4, p5 → p6	2			
ld [p7] → p8	2			

#### Cycle 2:

- Dispatch xor and Id
- 1st Ld issues -- also note WB cycle while you do this (Note: don't issue if WB ports full)

# Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 $\rightarrow$ p4	1			
xor p4, p5 → p6	2			
ld [p7] → p8	2	3	6	

#### Cycle 3:

- add and xor are not ready
- 2nd load is → issue it

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 $\rightarrow$ p4	1	5	6	
xor p4, p5 → p6	2			
ld [p7] → p8	2	3	6	

#### Cycle 4:

- nothing
- Cycle 5:
  - add can issue

90

89

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 $\rightarrow$ p4	1	5	6	
$\texttt{xor} \ \texttt{p4}  , \ \texttt{p5} \ \rightarrow \ \texttt{p6}$	2	6	7	
ld [p7] → p8	2	3	6	

## Cycle 6:

- 1st load can commit (oldest instruction & finished)
- xor can issue

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 $\rightarrow$ p4	1	5	6	7
xor p4, p5 → p6	2	6	7	
ld [p7] → p8	2	3	6	

#### Cycle 7:

• add can commit (oldest instruction & finished)

91

92

# Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 → p4	1	5	6	7
xor p4, p5 → p6	2	6	7	8
ld [p7] → p8	2	3	6	Q

#### Cycle 8:

• xor and ld can commit (2-wide: can do both at once)

Out of order pipeline diagrams Disp WB Commit Instruction Issue  $\texttt{ld} \quad \texttt{[p1]} \ \rightarrow \ \texttt{p2}$ 2 add p2, p3  $\rightarrow$  p4 7 5 6 1  $\texttt{xor} \ \texttt{p4} \, , \ \texttt{p5} \ \to \ \texttt{p6}$ 2 8 ld [p7] → p8 2 3 Buffer of instructions

## **HANDLING MEMORY OPS**

Dynamically Scheduling Memory Ops

- Compilers must schedule memory ops conservatively
- · Options for hardware:
  - Hold loads until all prior stores execute (conservative)
  - Execute loads as soon as possible, detect violations (aggressive)
    - When a store executes, it checks if any later loads executed too early (to same address). If so, flush pipeline

• Learn violations over time, selectively reorder (predictive)

```
<u>Before</u>
                           Wrong(?)
ld r2,4(sp)
                           ld r2,4(sp)
                         ld r3,8(sp)

ld r5,0(r8) //does r8==sp?
ld r3,8(sp)
add r3,r2,r1 //stall
st r1,0(sp)
                           add r3,r2,r1
                          → ld r6,4(r8) //does r8+4==sp?
ld r6,4(r8) -
                          st r1,0(sp)
sub r5,r6,r4 //stall
                           sub r5, r6, r4
st r4,8(r8)
                           st r4,8(r8)
```

96

95

# **Loads and Stores**

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 → p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

#### Cycle 3:

• Can ld [p7]→p8 execute? (why or why not?)

# **Loads and Stores**

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 - p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

## Aliasing (again)

- p5 == p7 ?
- p6 == p7 ?

97

# 98

#### Loads and Stores

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 → p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

Suppose p5 == p7 and p6 != p7


• Can ld [p7]→p8 execute? (why or why not?)

# **Memory Forwarding**

- Stores write cache at commit
  - · Commit is in-order, delayed by all instructions
  - Allows stores to be "undone" on branch mis-predictions, etc.
- Loads read cache
  - Early execution of loads is critical
- · Forwarding
  - Allow store  $\rightarrow$  load communication before store commit
  - Conceptually like reg. bypassing, but different implementation
    - · Why? Addresses unknown until execute

10

99



Load scheduling

- Store→Load Forwarding:
- Get value from executed (but not comitted) store to load
- Load Scheduling:
  - · Determine when load can execute with regard to older stores
- · Conservative load scheduling:
  - · All older stores have executed
  - · Some architectures: split store address / store data
    - · Only require known address
  - · Advantage: always safe
  - Disadvantage: performance (limits out-of-orderness)

101

Our exan	nple	from	before
----------	------	------	--------

 $ld [r1] \rightarrow r5$  $1d [r2] \rightarrow r6$ add r5, r6  $\rightarrow$  r7 st r7  $\rightarrow$  [r3] With conservative load scheduling,  $1d \quad 4[r1] \rightarrow r5$ what can go out of order?  $1d 4[r2] \rightarrow r6$ add r5, r6  $\rightarrow$  r7 st r7  $\rightarrow$  4[r3] // loop control here

Our example from before

		Disp	Issue	WB	Commit
1	ld [p1] → p5	1			
2	ld [p2] → p6	1			
3	add p5,p6 → p7				
4	st p7 → [p3]				
5	ld 4[p1] → p8				
6	ld 4[p2] → p9				
7	add p8,p9 → p4				
8	st p4 → 4[p3]				

- · 2 wide, conservative scheduling
- issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 1: Dispatch insns #1, #2

103

104

102

# Our example from before

		Disp	Issue	WB	Commit
1	ld [p1] → p5	1	2	5	
2	ld [p2] → p6	1			
3	add p5,p6 → p7	2			
4	st p7 → [p3]	2			
5	ld 4[p1] → p8				
6	ld 4[p2] → p9				
7	add p8,p9 → p4				
8	st p4 - 4[p3]				

- · 2 wide, conservative scheduling
- · issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 2: Why don't we issue #2?

Our example from before

		Disp	Issue	WB	Commit
1	ld [p1] → p5	1	2	5	
2	ld [p2] → p6	1	3	6	
3	add p5,p6 → p7	2			
4	st p7 → [p3]	2			
5	ld 4[p1] → p8	3			
6	ld 4[p2] → p9	3			
7	add p8,p9 → p4				
8	st p4 → 4[p3]				

- · 2 wide, conservative scheduling
- issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 3: Why don't we issue #3?

Why don't we issue #4?

Our example from before						
		Disp	Issue	WB	Commit	
1	ld [p1] → p5	1	2	5		
2	ld [p2] → p6	1	3	6		
3	add p5,p6 → p7	2				
4	st p7 → [p3]	2				
5	ld 4[p1] → p8	3				
6	ld 4[p2] → p9	3				
7	add p8,p9 → p4	4				
8	st p4 → 4[p3]	4				

• 2 wide, conservative scheduling

• issue 1 load per cycle

• loads take 3 cycles to complete

**Cycle 4:** Why don't we issue #5?

		Disp	Issue	WB	Commit
1	ld [p1] → p5	1	2	5	6
2	ld [p2] → p6	1	3	6	
3	add p5,p6 → p7	2	6	7	
4	st p7 → [p3]	2			
5	ld 4[p1] → p8	3			
6	ld 4[p2] → p9	3			
7	add p8,p9 → p4	4			
8	st p4 → 4[p3]	4			
• is	wide, conservative successue 1 load per cycle bads take 3 cycles to	:	Cyci	e <b>6:</b> ly some a	action!

107 108

_	Our example from before						
		Disp	Issue	WB	Commit		
1	ld [p1] → p5	1	2	5	6		
2	ld [p2] → p6	1	3	6	7		
3	add p5,p6 → p7	2	6	7			
4	st p7 → [p3]	2	7	8			
5	ld 4[p1] → p8	3					
6	ld 4[p2] → p9	3					
7	add p8,p9 → p4	4					
8	st p4 - 4[p3]	4					

• 2 wide, conservative scheduling

- issue 1 load per cycle
- loads take 3 cycles to complete

**Cycle 7:** Getting somewhere....

Our example from before

l			Disp	Issue	WB	Commit
l	1	ld [p1] → p5	1	2	5	6
l	2	ld [p2] → p6	1	3	6	7
l	3	add p5,p6 → p7	2	6	7	8
l	4	st p7 → [p3]	2	7	8	
l	5	ld 4[p1] → p8	3	8	11	
l	6	ld 4[p2] → p9	3			
l	7	add p8,p9 → p4	4			
l	8	st p4 → 4[p3]	4			

- 2 wide, conservative scheduling
- issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 8: Etc...

109 110

	Our example from before						
		Disp	Issue	WB	Commit		
1	ld [p1] → p5	1	2	5	6		
2	ld [p2] → p6	1	3	6	7		
3	add p5,p6 → p7	2	6	7	8		
4	st p7 → [p3]	2	7	8	9		
5	ld 4[p1] → p8	3	8	11			
6	ld 4[p2] → p9	3	9	12			
7	add p8,p9 → p4	4					
8	st p4 - 4[p3]	4					

- 2 wide, conservative scheduling
- issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 9:

Our example from before 1 ld [p1] → p5 2 ld [p2] → p6 3 add p5,p6 → p7 2 6 4 st p7 → [p3] 2 ld 4[p1] → p8 11 12 6 ld 4[p2] → p9 12 add p8,p9 → p4 12 8 st p4 - 4[p3]

- 2 wide, conservative scheduling
- issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 12: Yawn...

Our example from before						
		Disp	Issue	WB	Commit	
1	ld [p1] → p5	1	2	5	6	
2	ld [p2] → p6	1	3	6	7	
3	add p5,p6 → p7	2	6	7	8	
4	st p7 → [p3]	2	7	8	9	
5	ld 4[p1] → p8	3	8	11	12	
6	ld 4[p2] → p9	3	9	12	13	
7	add p8,p9 - p4	4	12	13		
8	st p4 → 4[p3]	4	13	14		

- 2 wide, conservative scheduling
- · issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 13: Stretch...

113

		Disp	Issue	WB	Commit
1	ld [p1] → p5	1	2	5	6
2	ld [p2] → p6	1	3	6	7
3	add p5,p6 → p7	2	6	7	8
4	st p7 → [p3]	2	7	8	9
5	ld 4[p1] → p8	3	8	11	12
6	ld 4[p2] → p9	3	9	12	13
7	add p8,p9 → p4	4	12	13	14
8	st p4 - 4[p3]	4	13	14	
• is	wide, conservative ssue 1 load per cycle oads take 3 cycles to	:	Cycle Zzzzz	e <b>14:</b> Zz	

Our example from before

6

12

13

7

11

12

13

14

Can I speculate?

What was #5 waiting for??

12

13

14

15

113 114

	Our example from before							
		Disp	Issue	WB	Commit			
1	ld [p1] → p5	1	2	5	6			
2	ld [p2] → p6	1	3	6	7			
3	add p5,p6 → p7	2	6	7	8			
4	st p7 → [p3]	2	7	8	9			
5	ld 4[p1] → p8	3	8	11	12			
6	ld 4[p2] → p9	3	9	12	13			
7	add p8,p9 → p4	4	12	13	14			
8	st p4 - 4[p3]	4	13	14	15			

- 2 wide, conservative scheduling
- issue 1 load per cycle
- loads take 3 cycles to complete

Cycle 15:

2-wide ooo = 1-wide inorder I am going to cry.

116

1 ld [p1] → p5 2 ld [p2] → p6 3 add p5,p6 → p7

st p7 → [p3]

ld 4[p1] → p8

ld 4[p2] → p9

add p8,p9 → p4

issue 1 load per cycle

• 2 wide, conservative scheduling


loads take 3 cycles to complete

st p4 - 4[p3]

115

# **Load Speculation**

- Speculation requires two things.....
  - Detection of mis-speculations
    - · How can we do this?
  - · Recovery from mis-speculations
    - Squash from offending load
    - Saw how to squash from branches: same method



## Store Queue + Load Queue

- · Store Queue: handles forwarding
  - Written by stores (@ execute)
  - Searched by loads (@ execute)
  - Read SQ when you write to the data cache (@ commit)
- · Load Queue: detects ordering violations
  - Written by loads (@ execute)
  - · Searched by stores (@ execute)
- · Both together
  - · Allows aggressive load scheduling
    - · Stores don't constrain load execution

\_

_		
4	~	$\overline{}$
7	٠,	11

1 ld [p1] → p5 2 ld [p2] → p6

3

4

add p5,p6 → p7

st p7 → [p3]

ld 4[p1] → p8

ld 4[p2] → p9

8 st p4 - 4[p3]

1 ld [p1] → p5 2 ld [p2] → p6

3

122

add p5,p6 → p7

st p7 → [p3]

ld 4[p1] → p8

ld 4[p2] → p9

add p8,p9  $\rightarrow$  p4

st p4 - 4[p3]

issue 1 load per cycle

2 wide, aggressive scheduling

loads take 3 cycles to complete

add p8,p9 - p4

issue 1 load per cycle

• 2 wide, aggressive scheduling

loads take 3 cycles to complete

119

Our example from before							
		Disp	Issue	WB	Commit		
1	ld [p1] → p5	1	2	5			
2	ld [p2] → p6	1	3	6			
3	add p5,p6 → p7	2					
4	st p7 → [p3]	2					
5	ld 4[p1] → p8	3	4	7			
6	ld 4[p2] → p9	3	5	8			
7	add p8,p9 → p4	4					
8	st p4 - 4[p3]	4					

- 2 wide, aggressive scheduling
- issue 1 load per cycle
- loads take 3 cycles to complete

#### Cycle 5:

Speculatively execute #6 before the store (#4).

121

121

## Aggressive Load Scheduling

- Allows loads to issue before older stores
  - Increases out-of-orderness
  - + When no conflict, increases performance
  - Conflict  $\rightarrow$  squash  $\rightarrow$  worse performance than waiting
- · Some loads might forward from stores
  - · Always aggressive will squash a lot
- · Can we have our cake AND eat it too?

Predictive Load Scheduling

Our example from before

2

2

3

3

3

6

7

4

5

8

7

8

8

9

10

Actually ooo this time!

Fast forward:

4 cycles faster

8

9

10 10

11

Our example from before

3

Cycle 4:

Speculatively execute #5

before the store (#4).

1

- Predict which loads must wait for stores
- Fool me once, shame on you—fool me twice?
  - · Loads default to aggressive
  - Keep table of load PCs that have been caused squashes
     Schedule these conservatively
  - + Simple predictor
  - Makes "bad" loads wait for all older stores: not great
- · More complex predictors used in practice
  - Predict which stores loads should wait for

124

#### Out of Order: Window Size

- Scheduling scope = ooo window size
  - · Larger = better
  - Constrained by physical registers (#preg)
  - ROB roughly limited by #preg = ROB size + #logical registers
  - Big register file = hard/slow
  - Constrained by issue queue
  - · Limits number of un-executed instructions
  - CAM = can't make big (power + area)
  - Constrained by load + store queues
  - · Limit number of loads/stores
  - CAMs
  - Active area of research: scaling window sizes
- · Usefulness of large window: limited by branch prediction
  - 95% branch mis-prediction rate: 1 in 20 branches, 1 in 100 insns

125

125

# Static vs. Dynamic Scheduling

- · If we can do this in software...
- ...why build complex (slow-clock, high-power) hardware?
  - + Performance portability
    - · Don't want to recompile for new machines
  - + More information available
    - · Memory addresses, branch directions, cache misses
  - + More registers available
    - Compiler may not have enough to schedule well
  - + Speculative memory operation re-ordering
    - Compiler must be conservative, hardware can speculate
  - But compiler has a larger scope
    - Compiler does as much as it can (not much)
    - Hardware does the rest

12

127

## Summary: Dynamic Scheduling

- · Dynamic scheduling
  - · Totally in the hardware
  - Also called "out-of-order execution" (OoO)
- Fetch many instructions into instruction window
  - Use branch prediction to speculate past (multiple) branches
  - Flush pipeline on branch misprediction
- Rename to avoid false dependencies
- Execute instructions as soon as possible
  - · Register dependencies are known
  - · Handling memory dependencies more tricky
- · "Commit" instructions in order
  - Anything strange happens pre-commit, just flush the pipeline
- · Current machines: 100+ instruction scheduling window

120

#### Out of Order: Benefits

- · Allows speculative re-ordering
  - · Loads / stores
  - Branch prediction
- · Schedule can change due to cache misses
  - · Different schedule optimal from on cache hit
- · Done by hardware
  - Compiler may want different schedule for different hw configs
  - · Hardware has only its own configuration to deal with

126

126

# Out of Order: Top 5 Things to Know

- Register renaming
  - How to perform it and how to recover it
- Commit
  - Precise state (ROB)
  - · How/when registers are freed
  - Issue/Select
  - Wakeup: CAM
  - · Choose N oldest ready instructions
- Stores
  - · Write at commit
  - Forward to loads via SQ
- Loads

- Conservative/aggressive/predictive scheduling
- Violation detection via LQ