



#### Part I: bus bandwidth

Replace non-scalable bandwidth substrate (bus)...
...with scalable one (point-to-point network, e.g., mesh)

#### Part II: processor snooping bandwidth

- · Most snoops result in no action
- Replace non-scalable broadcast protocol (spam everyone)...
- ...with scalable directory protocol (only notify processors that care)

58

60

62

57

#### **Directory Coherence Protocols**

Observe: address space statically partitioned

- + Can easily determine which memory module holds a given line
  - That memory module sometimes called "home"
- Can't easily determine which processors have line in their caches
- Bus-based protocol: broadcast events to all processors/caches
   ± Simple and fast, but non-scalable

**Directories**: non-broadcast coherence protocol

• Extend memory to track caching information

59

61

- For each physical cache line whose home this is, track:
  - Owner: which processor has a dirty copy (i.e., M state)
- Sharers: which processors have clean copies (i.e., S state)
- Processor sends coherence event to home directory
  - · Home directory only sends events to processors that care
- For multicore w/ shared L3, put directory info in cache tags

Store

MSI Directory Protocol

Processor side

Directory follows its own protocol (obvious in principle)

Similar to bus-based MSI

Same three states

Same five actions (keep BR/BW names)

Minus red arcs/actions

Events that would not trigger action anyway + Directory won't bother you unless you need to act

Load, Store

Load, LdMiss

Scalable Cache Coherence

R Mem

Glueless MP: no need for additional "glue" chips
 + Can be arbitrarily large: 1000's of processors
 - Massively parallel processors (MPPs)

Multicore: on-chip mesh interconnection networks

Only government (DoD) has cache-coherent MPPs...
 Companies have much smaller systems: 32–64 processors

AMD Opteron/Phenom – point-to-point, glueless, broadcast

Distributed memory: non-uniform memory architecture (NUMA)

Point-to-point interconnects

Scalable multi-processors

#### **MSI Directory Protocol** P1 Directory P0 Processor 0 Processor 1 -:500 0: addi r1,accts >r3 ld 0(r3),r4 S:0:500 2: blt r4,r2,done 3: sub r4,r2→r4 M:0:500 (stale) 4: st r4,0(r3) 0: addi r1,accts 1: ld 0(r3),r4 2: blt r4,r2,done 3: sub r4,r2→r4 4: st r4,0(r3) M:300 M:1:400 1d by P1 sends BR to directory Directory sends BR to P0, P0 sends P1 data, does WB, goes to S st by P1 sends BW to directory Directory sends BW to P0, P0 goes to I

Directory Flip Side: Latency Directory protocols + Lower bandwidth consumption → more scalable - Longer latencies 3 hop miss 2 hop miss · Two read miss situations P<sub>0</sub>  $P_0$ · Unshared: get data from memory • Snooping: 2 hops (P0→memory→P0) • Directory: 2 hops (P0→memory→P0) Shared or exclusive: get data from other processor (P1) · Assume cache-to-cache transfer optimization • Snooping: 2 hops (P0→P1→P0) Directory: 3 hops (P0→memory→P1→P0)

Common, many processors → high probability someone has it

#### Directory Flip Side: Complexity

- · Latency is not the only issue for directories
  - · Subtle correctness issues as well
  - · Stem from unordered nature of underlying inter-connect
- · Individual requests to single cache must be ordered
  - Bus-based snooping: all processors see all requests in same order
    - · Ordering automatic
  - Point-to-point network: requests may arrive in different orders
    - Directory has to enforce ordering explicitly
    - · Cannot initiate actions on request B...
    - ..until all relevant processors complete actions on request A
- Requires directory to collect acks, queue requests, etc.
- · Directory protocols

63

65

67

- Obvious in principle
- Complicated in practice

64

### Roadmap Checkpoint



- Thread-level parallelism (TLP)
- · Shared memory model
- Multiplexed uniprocessor
- Hardware multithreading
- Multiprocessing
- Synchronization
  - Lock implementation
  - Locking gotchas
- Cache coherence
  - Bus-based protocols
  - Directory protocols
- Memory consistency models

# Tricky Shared Memory Examples

Coherence on Real Machines

Many uniprocessors designed with on-chip snooping logic

· Can be easily combined to form multi-processors

Larger scale (directory) systems built from smaller MPs • e.g., Sun Wildfire, NUMA-Q, IBM Summit

Some shared memory machines are not cache coherent

· If you want to cache shared data, copy it to private data

· Have to really know what you are doing as a programmer

· Basically, cache coherence implemented in software

· e.g., Intel Pentium4 Xeon

· And multicore, of course

· Shared data is uncachable

• e.g., CRAY-T3D/E

- Answer the following questions:
  - Initially: all variables zero (that is, x is 0, y is 0, flag is 0, A is 0)
  - What value pairs can be read by the two loads? (x, y) pairs:

 $\begin{array}{c|cccc} \text{thread 1} & \text{thread 2} \\ \hline \text{load x} & \text{store 1} \rightarrow \text{y} \\ \text{load y} & \text{store 1} \rightarrow \text{x} \\ \end{array}$ 

- (0,0) and (1,1) easy to see
- load x, store 1  $\rightarrow$  y, load y, store 1  $\rightarrow$  x gives (0,1)
- Is it possible to get (1,0)?

#### Tricky Shared Memory Examples

- · Answer the following questions:
  - Initially: all variables zero (that is, x is 0, y is 0, flag is 0, A is 0)
  - What value pairs can be read by the two loads? (x, y) pairs:

 $\begin{array}{c|cccc} \text{thread 1} & \text{thread 2} \\ \text{load x} & \text{store } 1 \rightarrow \mathbf{y} \\ \text{load y} & \text{store } 1 \rightarrow \mathbf{x} \\ \end{array}$ 

- What value pairs can be read by the two loads? (x, y) pairs:

 $\begin{array}{c|cccc} & \text{thread 1} & \text{thread 2} \\ \hline \text{store 1} \rightarrow \text{y} & \text{store 1} \rightarrow \text{x} \\ \hline \text{load x} & \text{load y} \\ \hline \end{array}$ 

· What value can be read by "Load A" below?

 $\begin{array}{c|cccc} & \textbf{thread 1} & \textbf{thread 2} \\ \hline \textbf{store 1} \rightarrow \textbf{A} & \textbf{while (flag == 0) } \textbf{ } \textbf{ } \\ \textbf{store 1} \rightarrow \textbf{flag} & \textbf{load A} \\ \hline \end{array}$ 

66

68

#### Memory Consistency

- · Memory coherence
  - Creates globally uniform (consistent) view...
  - ...of a single memory location (in other words: cache line)
  - Not enough
    - Cache lines A and B can be individually consistent...
       ...but inconsistent with respect to each other
- Memory consistency
  - Creates globally uniform (consistent) view...
    - ...of all memory locations relative to each other
- Who cares? Programmers
  - Globally inconsistent memory creates mystifying behavior

68

#### Hiding Store Miss Latency

- · Recall (back from caching unit)
  - · Hiding store miss latency
  - · How? Store buffer
- · Said it would complicate multiprocessors
  - · Yes, it does!

69 70

# Store Buffers & Consistency

A=flag=0:

Processor 0 Processor 1

while (!flag); // spin flag=1; print A:

Consider the following execution:

- · Processor 0's write to A, misses the cache. Put in store buffer
- · Processor 0 keeps going
- Processor 0 write "1" to flag hits, completes
- · Processor 1 reads flag... sees the value "1"
- · Processor 1 exits loop
- · Processor 1 prints "0" for A

Ramification: store buffers can cause "strange" behavior

· How strange depends on lots of things

71

#### Memory Consistency Models

- Sequential consistency (SC) (MIPS, PA-RISC)
  - · Formal definition of memory view programmers expect Processors see their own loads and stores in program order
  - + Provided naturally, even with out-of-order execution
  - But also: processors see others' loads and stores in program order And finally: all processors see same global load/store ordering
  - Last two conditions not naturally enforced by coherence
  - Corresponds to some sequential interleaving of uniprocessor orders
- Indistinguishable from multi-programmed uni-processor
- Processor consistency (PC) (x86, SPARC) Allows a in-order store buffer
- · Stores can be deferred, but must be put into the cache in order
- Release consistency (RC) (ARM, Itanium, PowerPC)
  - Allows an un-ordered store buffer
    - · Stores can be put into cache in any order

Write Misses and Store Buffers Read miss? · Load can't go on without the data→must stall Write miss? Processo Technically, no one needs data→why stall? SB Store buffer: a small buffer · Stores put addr/value to write buffer, keep going Cache Store buffer writes stores to D\$ in the background Loads must search store buffer (in addition to D\$) + Eliminates stalls on write misses (mostly) Creates some problems Next-level cache

#### Coherence vs. Consistency

A=0 flag=0

Processor 0 Processor 1

while (!flag); // spin flag=1; print A;

- Intuition says: P1 prints A=1
- Coherence says: absolutely nothing
- P1 can see P0's write of flag before write of A!!! How?
  - · P0 has a coalescing store buffer that reorders writes
  - · Or out-of-order execution
  - · Or compiler re-orders instructions
- Imagine trying to figure out why this code sometimes "works" and sometimes doesn't
- Real systems act in this strange manner
  - · What is allowed is defined as part of the ISA of the processor

72

74

#### **Restoring Order**

- Sometimes we need ordering (mostly we don't)
- Prime example: ordering between "lock" and data
- How? insert Fences (memory barriers) · Special instructions, part of ISA
- Example
  - Ensure that loads/stores don't cross lock acquire/release operation

acquire critical section release

- How do fences work?
  - · They stall execution until write buffers are empty
- · Makes lock acquisition and release slow(er)

Use synchronization library, don't write your own

73

#### Shared Memory Summary

- Synchronization: regulated access to shared data
  - Key feature: atomic lock acquisition operation (e.g., t&s)
  - Performance optimizations: test-and-test-and-set, queue
- Coherence: consistent view of individual cache lines
  - Absolute coherence not needed, relative coherence OK
  - VI and MSI protocols, cache-to-cache transfer optimization
  - Implementation? snooping, directories
- Consistency: consistent view of all memory locations
  - Programmers intuitively expect sequential consistency (SC)
    - · Global interleaving of individual processor access streams - Not always naturally provided, may prevent optimizations

• Weaker ordering: consistency only for synchronization points

# Summary Арр Арр Арр

I/O

- Thread-level parallelism (TLP)
- Shared memory model
  - Multiplexed uniprocessor
  - Hardware multithreading
  - Multiprocessing
- Synchronization
  - Lock implementation
  - Locking gotchas
- · Cache coherence
  - Bus-based protocols
  - Directory protocols

· Memory consistency models