CSE 560 Computer Systems Architecture

Technology

Survey: What is Moore's Law?

What does Moore's Law state?

- A. The length of a transistor halves every 2 years.
- B. The number of transistors on a chip will double every 2 years.
- C. The frequency of a processor will double every 2 years.
- D. The number of instructions a CPU can process will double every 2 years.

**

1

Survey: What is Moore's Law?

What does Moore's Law state?

- A. The length of a transistor halves every 2 years.
- B. The number of transistors on a chip will double every 2 years.
- C. The frequency of a processor will double every 2 years.
- D. The number of instructions a CPU can process will double every 2 years.

Technology Unit Overview

- · Technology basis
 - Transistors
 - Transistor scaling (Moore's Law)
- The metrics
 - Cost
 - · Transistor speed
 - Power
 - Reliability

How do the metrics change with transistor scaling? How do these changes affect the job of a computer architect?

3

4

6





The Transistor

Technology Generations


1950-1959 Vacuum Tubes

1960-1968 Transistors

1969-1977 Integrated Circuit (multiple transistors on chip) 1978-1999 LSI & VLSI (10Ks & 100Ks transistors on chip) 2000-20xx VLSI (millions, now billions transistors on chip)








CMOS: Semiconductor Technology

Source Gate Drain

P-type N-type N-type P-type N-type N-type P-type N-type N-type N-type P-type N-type N-type

7 8




Enter Gordon Moore

Cramming more components onto integrated circuits

Will continue to the state of the stat

10

9





Cost

Cost


- Metric: \$
- CPU = fraction of cost, so is profit (Intel's, Dell's)

| | Desktop | Laptop | Netbook | Phone |
|-------------|---------------|-----------------|-------------------|---------------------|
| \$ | \$100-\$300 | \$150-\$350 | \$50-\$100 | \$10-\$20 |
| % of total | 10-30% | 10-20% | 20-30% | 20-30% |
| Other costs | Memory, displ | ay, power suppl | ly/battery, stora | ge, software |

- We are concerned about *chip cost*
 - Unit cost: costs to manufacture individual chips
 - **Startup cost:** cost to design chip, build the manufacturing facility

15

14



Unit Cost: Integrated Circuit (IC)

- Cost / wafer is constant, f(wafer size, number of steps)
- · Chip (die) cost related to area
 - Larger chips → fewer chips/water
 - → fewer working ones
 - Chip cost ~ chip area^α
 - $\alpha = 2$ to 3
 - · Why? random defects
- Wafer yield: % wafer that is chips
- **Die yield**: % chips that work
 - Yield is increasingly non-binary, fast vs. slow chips

16

Fixed Costs

- · For new chip design
 - Design & verification: ~\$100M (500 person-years @ \$200K per)
 - Amortized over "proliferations", e.g., Xeon/Celeron cache variants
- · For new (smaller) technology generation
 - ~\$3B for a new fab
 - Amortized over multiple designs
 - Amortized by "rent" from companies w/o their own fabs
- Intel's tick-tock (smaller → better)

92

Transistor Speed

21

18

21

Moore's Speed Effect #1: Transistor Speed

Transistor length: "process generation" 45nm = transistor gate length

Shrink transistor length:

- + 1 resistance of channel (shorter)
- + 1 gate/source/drain capacitance

Result: switching speed T linearly as gate length T

· much of past performance gains

But 2nd-order effects more complicated

- Process variation across chip increasing
 - · Some transistors slow, some fast
 - · Increasingly active research area: dealing with this

Diagrams © Krste Asanovic, MIT

, Bulk Si

22

Moore's Speed Effect #3: Psychological

Moore's Curve: common interpretation of Moore's Law

- "CPU performance doubles every 18 months"
- Self fulfilling prophecy: 2x in 18 months is $\sim 1\%$ per week
 - Q: Would you add a feature that improved performance 20% if it would delay the chip 8 months?
- Processors under Moore's Curve (arrive too late) fail spectacularly
 - E.g., Intel's Itanium, Sun's Millennium

24

24

26

Power/Energy Increasingly Important

- Battery life for mobile devices
 - · Laptops, phones, cameras
- Tolerable temperature for devices without active cooling
 - Power means temperature, active cooling means **cost**
 - No fan in a cell phone, no market for a hot cell phone
- Electric bill for compute/data centers
 - Pay for power twice: once in, once out (to cool)
- Environmental concerns
 - "Computers" account for growing fraction of energy consumption

26

Moore's Speed Effect #2: More Transistors

Linear shrink in each of 2 dimensions

- 180 nm, 130 nm, 90 nm, 65 nm, 45 nm, 32 nm, 22 nm, 14 nm, 10 nm, 7 nm ...
- Each generation is a 1.414 linear shrink
- Results in 2x more transistors (1.414 x 1.414)

More transistors → increased performance

- **Job of computer architect:** figure out what to do with the ever-increasing # of transistors
- Examples: caches, branch predictors, exploiting parallelism at all levels

23

Power & Energy

2

Energy & Power

Energy: total amount of energy stored/used

• Battery life, electric bill, environmental impact

Power: energy per unit time

- Related to "performance" (also a "per unit time" metric)
- Power impacts power supply, cooling needs (cost)
- · Peak power vs. average power
- E.g., camera power "spikes" when you take a picture

Two sources:

- **Dynamic power**: active switching of transistors
- Static power: transistors leak even when inactive

27

27

How to Reduce Dynamic Power

- Target each component: $P_{dynamic} \sim N \times C \times V^2 \times f \times A$
- Reduce number of transistors (N)
 - · Use fewer transistors/gates
- Reduce capacitance (C)
 - Smaller transistors (Moore's law)
- Reduce voltage (V)
 - · Quadratic reduction in energy consumption!
 - But also slows transistors (transistor speed is ~ to V)
- Reduce frequency (f)
 - · Slow clock frequency MacBook Air
- Reduce activity (A)

28

- "Clock gating" disable clocks to unused parts of chip
- · Don't switch gates unnecessarily

29

Moore's Effect on Power

- + Reduces power/transistor
 - Reduced sizes and surface areas reduce capacitance (C)
- Increases power density and total power
 - By increasing transistors/area and total transistors
 - Faster transistors \rightarrow higher frequency \rightarrow more power
 - · Hotter transistors leak more (thermal runaway)
- What to do? Reduce voltage [486 (5V) → Core2 (1.1V)]
 - + 1 dynamic power quadratically, static power linearly
 - Keeping V_t the same and reducing frequency (F)
 - Lowering V_t and increasing leakage exponentially
 - or new techniques like high-K and dual-V_T

| Process Name | P856 | P858 | Px60 | P1262 | P1264 | P1266 | P1268 | P1270 |
|-----------------------|------------------|------------------|------------------|------------------|------------------|----------------|----------------|----------------|
| 1st Production | 1997 | 1999 | 2001 | 2003 | 2005 | 2007 | 2009 | 2011 |
| Process Generation | 0.25µm | 0.18μm | 0.13 μm | 90 nm | 65 nm | 45 nm | 32 nm | 22 nm |
| Wafer Size (mm) | 200 | 200 | 200/300 | 300 | 300 | 300 | 300 | 300 |
| Inter-connect | Al | Al | Cu | Cu | Cu | Cu | Cu | ? |
| Channel | Si | Si | Si | Strained Si | Strained Si | Strained Si | Strained Si | Strained Si |
| Gate dielectric | SiO ₂ | High-k | High-k | High-k |
| Gate electrode | Poly- silicon | Poly- silicon | Poly- silicon | Poly- silicon | Poly- silicon | Metal | Metal | Metal |
| | Intro | oduction | ı targete | d at this | s time | Sub | ject to ch | ange |

How to Reduce Static Power

• "Power gating" disable power to unused parts (long time to power up)

Dual V_t – use a mixture of high and low V_t transistors (slow for SRAM)

Target each component: $P_{static} \sim N \times V \times e^{-Vt}$

• Linear reduction in static energy consumption

• But also slows transistors (transistor speed is ~ to V)

· Power down units (or entire cores) not being used

Reduce number of transistors (N)

Disable transistors (also targets N)

• Requires extra fabrication steps (cost)


• High-K/Metal-Gates in Intel's 45 nm process


· Use fewer transistors/gates


Low-leakage transistors

Reduce voltage (V)

30 33







Reliability

40

42

44

Technology Basis for Reliability

- · Transient faults
 - A bit "flips" randomly, temporarily
 - Cosmic rays etc. (more common at higher altitudes!)
- · Permanent (hard) faults
 - A gate or memory cell wears out, breaks and stays broken
 - Temperature & electromigration slowly deform components
- Solution for both: **redundancy** to detect and tolerate

Moore's Bad Effect on Reliability

- Transient faults:
 - Small (low charge) transistors are more easily flipped
 - Even low-energy particles can flip a bit now
- Permanent faults:
 - Small transistors and wires deform and break more quickly
 - Higher temperatures accelerate the process

Wasn't a problem until ~10 years ago (except in satellites)

- Memory (DRAM): these dense, small devices hit first
- Then on-chip memory (SRAM)
- Logic is starting to have problems...

42

41

Moore's Good Effect on Reliability

- Scaling makes devices less reliable
- + Scaling increases device density to enable **redundancy**
- Examples
 - Error correcting code for memory (DRAM), \$s (SRAM)
 - Core-level redundancy: paired-execution, hot-spare, etc.
 - Intel's Core i7 (Nehalem) uses 8 transistor SRAM cells • Versus the standard 6 transistor cells
- · Big open questions
 - Can we protect logic efficiently? (w/o 2-3x overhead)
 - Can architectural techniques help hardware reliability?
 - · Can software techniques help?

Summary

43



- Won't last forever, approaching physical limits
 - · But betting against it has proved foolish in the past
 - Likely to "slow" rather than stop abruptly
- Transistor count will likely continue to scale
 - "Die stacking" is on the cusp of becoming main stream
 - · Uses the third dimension to increase transistor count
- But transistor performance scaling?
 - · Running into physical limits
 - Example: gate oxide is less than 10 silicon atoms thick!
 - Can't decrease it much further
 - · Power is becoming a limiting factor

45



"It's one of those 'If we don't innovate, we're all going to die' papers," Dr. Patterson said in an e-mail. "I'm pretty sure it means we need to innovate, since we don't want to die!"

Moore's Law & Chicken Little

Appears in the Proceedings of the 27th Annual International Symposium on Computer Architecture

Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures

Vikas Agarwal* M.S. Hrishikesh* Stephen W. Keckler Doug Burger

Computer Architecture and Technology Laboratory
Department of Computer Sciences
*Department of Electrical and Computer Engineering
The University of Texas at Austin
cart@cs.utexas.edu — www.cs.utexas.edu/users/cart

Abstract

The doubling of increprocess performance evers three years has been result of the forcess one remains from being and apperlinear scaling of the presenter clock with subsolvable generation. Our results show that, if the contract of the present clock with subsolvable generation. Our results show that, if the contract of the contract o

he past decade's annualized rate of 50% per year. We find that the ate of clock speed improvement must soon drop to scaling linearly with minimum outs leavest between 13% and 17% are year.

Compensating for the slower clock growth by increasing sustained IPC proportionally will be difficult. Write delays will limit the ability of conventional microarchitectures to improve instruction throughput. Misroprocessor cross will soon face a new constraint, one in which they are communication bound on the die instead of capacity bound. As features isses strink, and write section of the contraction of the

For conventional microarchitectures implemented in futu

46

Summary of Device Scaling

- + Reduces unit cost
 - But increases startup cost
- + Increases performance
 - Reduces transistor/wire delay
 - Gives us more transistors with which to increase performance
- + Reduces local power consumption
 - Quickly undone by increased integration, frequency
 - Aggravates power-density and temperature problems
- Aggravates reliability problem
 - + But gives us the transistors to solve it via redundancy