## CSE 560 Computer Systems Architecture

Dynamic Scheduling

Slides originally developed by Drew Hilton (IBM) and Milo Martin (University of Pennsylvania)

# Scheduling: Compiler or Hardware

#### Compiler

1

- + Potentially large scheduling scope (full program)
- + Simple hardware → fast clock, short pipeline, and low power
- Low branch prediction accuracy (profiling?)
- Little information on memory dependences (profiling?)
- Can't dynamically respond to cache misses
- Pain to speculate and recover from mis-speculation (h/w support?)

#### Hardware

3

5

- + High branch prediction accuracy
- + Dynamic information about memory dependences
- + Can respond to cache misses
- + Easy to speculate and recover from mis-speculation
- Finite buffering resources fundamentally limit scheduling scope
- Scheduling machinery adds pipeline stages and consumes power

## The Problem With In-Order Pipelines

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

addf f0,f1 > f2

F D E+E+E+W

rulf f2,f3 > f2

subf f0,f1 > f4

F p\* p\* D E+E+E+W

- What's happening in cycle 4?
  - mulf stalls due to data dependence
    - $\bullet$  OK, this is a fundamental problem
  - subf stalls due to pipeline hazard
    - Why?  $\mathtt{subf}$  can't proceed into D because  $\mathtt{mulf}$  is there
  - That is the only reason, and it isn't a fundamental one
  - Maintaining in-order writes to reg. file (both write £2)
- Why can't subf go into D in cycle 4 and E+ in cycle 5?

This Unit: Dynamic Scheduling

App App App
System software

Mem CPU I/O

- Code scheduling
  - · To reduce pipeline stalls
  - To increase ILP (insn level parallelism)

Two approaches to scheduling

- · Last Unit:
  - Static scheduling by the compiler
- · This Unit:
  - Dynamic scheduling by the hardware

2

## Can Hardware Overcome These Limits?

- · Dynamically-scheduled processors
  - Also called "out-of-order" processors
  - Hardware re-schedules insns...
  - · ...within a sliding window of VonNeumann insns
  - As with pipelining and superscalar, ISA unchanged
    - Same hardware/software interface, appearance of in-order
- · Increases scheduling scope
  - · Does loop unrolling transparently
  - Uses branch prediction to "unroll" branches
- Examples: Pentium Pro/II/III (3-wide), Core 2 (4-wide), Alpha 21264 (4-wide), MIPS R10000 (4-wide), Power5 (5-wide)
- Basic overview of approach

4

6

#### A Word About Data Hazards

- · Real insn sequences pass values via registers/memory
  - Three kinds of data dependences (where's the fourth?)

ı				
ı	Read-after-write (RAW)		Write-after-read (WAR)	Write-after-write (WAW)
	True-dependence		Anti-dependence	Output-dependence
ı	R	add r2,r3 →r1	add <b>r2</b> ,r3 → r1	add r2,r3 → r1
ı	E	sub r1,r4 →r2	sub r5,r4 → r2	sub r1,r4 → r2
l	G	or r6,r3 <b>→</b> r1	or r6,r3 → r1	or r6,r3 → r1
ı	М	st r1 - [r2]	ld[r1] → r2	st r1 → [r2]
l	E	st r1 → [r2] ld[r2] → r4	st r3 <b>&gt;</b> [r1]	st r3 <b>&gt;</b> [r2]
ı	м		20 20 2 [22]	20 20 2 [22]

- Only one dependence between any two insns (RAW has priority)
- Focus on RAW dependences
- WAR and WAW: less common, just bad naming luck
  - · Eliminated by using new register names, (can't rename memory!)

#### Find the RAW, WAR, and WAW dependences

```
add r1 \leftarrow r2, r3
sub r4 ← r1, r5
and r2 \leftarrow r4, r7
xor r10 ← r2, r11
or r12 ← r10, r13
mult r1 ← r10, r13
```



### Find the RAW, WAR, and WAW dependences

add r1  $\leftarrow$  r2, r3 sub r4 ← r1, r5 and r2  $\leftarrow$  r4, r7 xor r10 ← r2, r11 or r12 ← r10, r13 mult r1 ← r10, r13 RAW dependencies:

- r1 from add to sub
- r2 from and to xor
- r10 from xor to or
- r10 from xor to mult WAR dependencies:
- · r2 from add to and
- r1 from sub to mult WAW dependencies:
- r1 from add to mult

7 8

#### Code Example

Raw insns:

True Dependencies
add r2,r3→r1 sub r2,r1→r3 mul r2,r3→r3 div r1,4→r1

False Dependencies
add r2,r3→r1 sub r2,r1→r3 mul r2,r3**→**r3 div r1,4→r1

- "True" (real) & "False" (artificial) dependencies
- Divide insn independent of subtract and multiply insns
  - · Can execute in parallel with subtract
- · Many registers re-used
  - Just as in static scheduling, the register names get in the wav
  - · How does the hardware get around this?
- Approach: (step #1) rename registers, (step #2) schedule

Step #1: Register Renaming

- · To eliminate register conflicts/hazards
- Architected vs. Physical registers level of indirection
  - Names: r1,r2,r3
  - Locations: p1,p2,p3,p4,p5,p6,p7
  - Original mapping: r1→p1, r2→p2, r3→p3, p4-p7 are available

Original insns

MapTable p1 p2 p3 p2 p3 p4 p2 p5

10

FreeList p4,p5,p6,p7 p5,p6,p7 p6,p7 p7

add r2,r3,r1 add p2,p3,p4 sub r2,r1,r3 mul r2,r3,r3 sub p2,p4,p5 mul p2,p5,p6 div p4,4,p7 div r1,4,r1

Renamed insns

- Renaming: conceptually write each register once
- + Removes **false** dependences
- + Leaves true dependences intact!
- When to reuse a physical register? After overwriting insn done

9

#### Step #2: Dynamic Scheduling add p2,p3,p4 sub p2,p4,p5 mul p2,p5,p6 div p4,4,p7 insn buffer Table P2 P3 P4 P5 P6 P7 Yes Yes add p2,p3,p4 Yes Yes Yes sub p2,p4,p5 and div p4,4,p7mul p2,p5,p6 Instructions fetch/decoded/renamed into Instruction Buffer · AKA "instruction window" or "instruction scheduler" Instructions (conceptually) check ready bits every cycle Execute when ready

Out-of-order Pipeline Buffer of instructions In-order front end Out-of-order execution

## **REGISTER RENAMING**

Register Renaming Algorithm

- · Data structures:
  - maptable[architectural\_reg] → physical\_reg
  - · Free list: get/put free register
- Algorithm: at decode for each instruction:

```
insn.phys_input1 = maptable[insn.arch input1]
insn.phys_input2 = maptable[insn.arch_input2]
insn.phys_to_free = maptable[arch_output]
new_reg = get_free_phys_reg()
insn.phys_output = new_reg
maptable[arch output] = new reg
```

• At "commit"

14

· Once all older instructions have committed, free register put\_free\_phys\_reg(insn.phys\_to\_free)

13

Renaming example

#### Original insns

xor r1, r2 → r3 add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1

> p1 r1 r2 p2 r3 рЗ r4 p4 r5 р5

Map table

p7 р8 p9 p10

p6

Free-list

Renaming example

# Renamed insns

Original insns xor **r1, r2** → r3 → xor **p1**, **p2** → add r3, r4  $\rightarrow$  r4 sub r5, r2  $\rightarrow$  r3 addi r3, 1  $\rightarrow$  r1

> r1 p1 р6 r2 p2 p7 r3 рЗ р8 r4 p4 p9 r5 р5 p10

Free-list Map table

15

16

# Renaming example

Original insns Renamed insns xor r1, r2 → r3 xor p1, p2 → **p6** 

add r3, r4  $\rightarrow$  r4 addi r3,  $1 \rightarrow r1$ 

> р1 p2 r3 рЗ p4 r5 р5

Map table

p6 p7 р8 p9

p10 Free-list Renaming example

Original insns Renamed insns xor r1, r2 → **r3** xor p1, p2 → p6


add r3, r4  $\rightarrow$  r4 addi r3,  $1 \rightarrow r1$ 


> r1 р1 r2 p2 r3 p6 r4 p4 r5 р5

p7 р8 p9


Map table


p10 Free-list







19 20







21 22











25 26





27

DYNAMIC SCHEDULING

Dispatch

Renamed instructions into ooo structures

Re-order buffer (ROB)


Holds all instructions until they commit

Issue Queue

Un-executed instructions

Central piece of scheduling logic


Content Addressable Memory (CAM) (more later)



Dispatch Steps


- · Allocate IQ slot
  - Full? Stall
- · Read ready bits of inputs
  - Table 1-bit per preg
- Clear **ready bit** of output in table
  - · Instruction has not produced value yet
- · Write data in IQ slot

32



Dispatch Example xor p1, p2  $\rightarrow$  p6 add p6, p4  $\rightarrow$  p7 sub p5, p2  $\rightarrow$  p8 addi p8, 1  $\rightarrow$  p9 Ready bits р1 у p2 y р3 у Issue Queue р4 у Dst Age Insn Inp1 R Inp2 R р5 у xor p1 p2 p6 p6 n р7 у р8 у р9 у

33 34



Dispatch Example xor p1, p2  $\rightarrow$  p6 add p6, p4  $\rightarrow$  p7 sub p5, p2  $\rightarrow$  p8 addi p8, 1  $\rightarrow$  p9 Ready bits р1 у p2 y р3 у Issue Queue р4 у R Inp2 R Dst Age Insn Inp1 р5 у y p2 p6 р1 у 0 xor p6 n add p6 n p4 у p7 1 p7 n y p2 sub p5 у p8 2 p8 n р9 у

