## Software Restructuring: Data

- · Capacity misses: poor spatial or temporal locality
  - Several code restructuring techniques to improve both
  - Compiler must know that restructuring preserves semantics


#### Loop interchange: spatial locality

- Example: row-major matrix: x[i][j] followed by x[i][j+1]
- Poor code: x[i][j] followed by x[i+1][j]for (j = 0; j<NCOLS; j++) for (i = 0; i<NROWS; i++)
- sum += X[i][j]; // Say
- · Better code
  - for (i = 0; i<NROWS; i++)
    for (j = 0; j<NCOLS; j++)
     sum += X[i][j];</pre>

93 94

# Software Restructuring: Code · Compiler can layout code for temporal and spatial locality If (a) { code1; } else { code2; } code3; • But, code2 case never happens (say, error condition) locality Fewer taken branches, too · Intra-procedure, inter-procedure

95



Software Restructuring: Data

- Loop blocking: temporal locality
  - · Poor code

```
for (k=0; k<NITERATIONS; k++)
  for (i=0; i<NELEMS; i++)
    sum += X[i]; // say
```

- · Better code
  - Cut array into CACHE\_SIZE chunks
  - Run all phases on one chunk, proceed to next chunk
  - for (i=0; i<NELEMS; i+=CACHE SIZE) for (k=0; k<NITERATIONS; k++)

for (ii=0; ii<i+CACHE\_SIZE-1; ii++)
 sum += X[ii];</pre>

- Assumes you know CACHE SIZE, do you?

• Loop fusion: similar, but for multiple consecutive loops

#### Prefetching

prefetch

logic

L2

Prefetching: put blocks in cache proactively/speculatively

- Key: anticipate upcoming miss addresses accurately
  - · Can do in software or hardware
- · Simple example: next block prefetching
  - Miss on addr  $X \rightarrow$  anticipate miss on X+block-size
  - + Works for insns: sequential execution
  - + Works for data: arrays
- Timeliness: initiate prefetches sufficiently in advance
- **Coverage**: prefetch for as many misses as possible
- Accuracy: don't pollute with unnecessary data
  - · It evicts useful data

96

## Software Prefetching

- Use a special "prefetch" instruction
- · Tells the hardware to bring in data, doesn't actually read it
- · Just a hint
- · Inserted by programmer or compiler Example:

```
for (i = 0; i<NROWS; i++)
     for (j = 0; j<NCOLS; j+=BLOCK_SIZE) {
   _builtin_prefetch(&X[i][j]+BLOCK_SIZE);
   for (jj=j; jj<j+BLOCK_SIZE-1; jj++)
       sum += x[i][jj];</pre>
```

- Multiple prefetches bring multiple blocks in parallel
  - · Using lockup-free caches
  - "Memory-level" parallelism

## Hardware Prefetching

- · What to prefetch?
  - Stride-based sequential prefetching
    - · Can also do N blocks ahead to hide more latency
    - +Simple, works for sequential things: insns, array data
    - +Works better than doubling the block size
  - Address-prediction
    - · Needed for non-sequential data: lists, trees, etc.
    - Use a hardware table to detect strides, common patterns
- · When to prefetch?
  - · On every reference?
  - · On every miss?

99

#### Write Issues

- · So far we have looked at reading from cache
  - · Instruction fetches, loads
- · What about writing into cache
  - · Stores, not an issue for instruction caches (why they are simpler)
- · Several new issues
  - Tag/data access
  - · Write-through vs. write-back
  - · Write-allocate vs. write-not-allocate
  - · Hiding write miss latency

101

## Write Propagation

When to propagate new value to (lower level) memory?

- Option #1: Write-through: immediately
  - · On hit, update cache
  - · Immediately send the write to the next level
- Option #2: Write-back: when block is replaced
  - Requires additional "dirty" bit per block • Replace clean block: no extra traffic
  - · Replace dirty block: extra "writeback" of block

  - + Writeback-buffer (WBB): keep it off critical path
    - 1. Send "fill" request to next-level
    - 2. While waiting, write dirty block to buffer
    - 3. When new blocks arrives, put it into cache
    - 4. Write buffer contents to next-level



#### More Advanced Address Prediction

- "Next-block" prefetching is easy, what about other options?
- · Correlating predictor
  - Large table stores (miss-addr → next-miss-addr) pairs
  - On miss, access table to find out what will miss next
    - It's OK for this table to be large and slow
- · Content-directed or dependence-based prefetching
  - · Greedily chases pointers from fetched blocks
- · Jump pointers
  - · Augment data structure with prefetch pointers
- Make it easier to prefetch: cache-conscious layout/malloc
- · Lays lists out serially in memory, so they look like arrays
- · Active area of research

100

102


## Tag/Data Access


- Reads: read tag and data in parallel
  - Tag mis-match → data is garbage (OK, stall until good data arrives)
- Writes: read tag, write data in parallel?
  - Tag mis-match → clobbered data (oops)
  - · For associative caches, which way was written into?
- Writes are a pipelined two step (multi-cycle) process
  - · Step 1: match tag
  - · Step 2: write to matching way
  - Bypass (with address check) to avoid load stalls
  - May introduce structural hazards

Write Propagation Comparison


### Write-through

- Requires additional bus bandwidth
  - Consider repeated write hits
- Next level must handle small writes (1, 2, 4, 8-bytes)
- + No need for dirty bits in cache
- + No need to handle "writeback" operations
  - · Simplifies miss handling (no write-back buffer)
- Sometimes used for L1 caches (for example, by IBM)
- Write-back
  - + Key advantage: uses less bandwidth
  - Reverse of other pros/cons above
  - · Used by Intel and AMD
  - 2<sup>nd</sup>-level and beyond are generally write-back caches





105



Performance Calculation with \$ Hierarchy

- Parameters
  - · Reference stream: all loads
  - D\$:  $t_{hit} = 1 \text{ns}$ ,  $\%_{miss} = 5\%$
  - L2:  $t_{hit}$  = 10ns,  $\%_{miss}$  = 20% (local miss rate)
  - Main memory:  $t_{hit} = 50$ ns
- What is t<sub>avgD\$</sub> without an L2?
  - $t_{missD\$} =$
  - t<sub>avgD\$</sub> =
- What is t<sub>avqD\$</sub> with an L2?
  - $t_{missD\$} =$
  - t<sub>avgL2</sub> =
  - t<sub>avgD\$</sub> =

107

108

## Performance Calculation with \$ Hierarchy

- Parameters
  - · Reference stream: all loads
  - D\$:  $t_{hit} = 1 \text{ns}$ ,  $\%_{miss} = 5\%$
  - L2:  $t_{hit} = 10$ ns,  $\%_{miss} = 20\%$  (local miss rate)
  - Main memory: t<sub>hit</sub> = 50ns
- What is  $t_{avgD\$}$  without an L2?
  - $t_{missD\$} = t_{hitM}$
  - $t_{avgD\$} = t_{hitD\$} + \%_{missD\$} x \ t_{hitM} = 1ns + (0.05x50ns) = 3.5ns$
- What is t<sub>avgD\$</sub> with an L2?
  - $t_{missD\$} = t_{avgL2}$
  - $t_{avgL2} = t_{hitL2} + \%_{missL2} x t_{hitM} = 10 ns + (0.2 x 50 ns) = 20 ns$
  - $t_{avqD\$} = t_{hitD\$} + \%_{missD\$}x \ t_{avqL2} = 1ns + (0.05x20ns) = 2ns$

## Designing a Cache Hierarchy

- For any memory component:  $t_{hit}$  vs.  $\%_{miss}$  tradeoff
- Upper components (I\$, D\$) emphasize low t<sub>hit</sub>
  - Frequent access  $\rightarrow$   $t_{hit}$  important
  - $t_{miss}$  is not bad  $\rightarrow$  %<sub>miss</sub> less important
  - Low capacity/associativity (to reduce  $t_{\text{hit}})$
  - Small-medium block-size (to reduce conflicts)
- Moving down (L2, L3) emphasis turns to  $\%_{\text{miss}}$ 
  - Infrequent access  $\rightarrow t_{\text{hit}}$  less important
  - $t_{\text{miss}}$  is bad  $\rightarrow$  %<sub>miss</sub> important
  - High capacity/associativity/block size (to reduce  $\%_{miss}$ )

## Memory Hierarchy Parameters

Parameter	I\$/D\$	L2	L3	Main Memory
t <sub>hit</sub>	2ns	10ns	30ns	100ns
t <sub>miss</sub>	10ns	30ns	100ns	10ms (10M ns)
Capacity	8KB-64KB	256KB-8MB	2-16MB	1-8GBs
Block size	16B-64B	32B-128B	32B-256B	NA
Associativity	1-4	4–16	4-16	NA

- · Some other design parameters
  - Split vs. unified insns/data
  - · Inclusion vs. exclusion vs. nothing
  - · On-chip, off-chip, or partially on-chip?

111

## Hierarchy: Inclusion versus Exclusion

- · Inclusion
  - A block in the L1 is always in the L2
  - Good for write-through L1s (why?)
- Exclusion
  - Block is either in L1 or L2 (never both)
  - · Good if L2 is small relative to L1
    - Example: AMD's Duron 64KB L1s, 64KB L2
- Non-inclusion
  - · No guarantees

### Split vs. Unified Caches

Split I\$/D\$: insns and data in different caches

- To minimize structural hazards and  $t_{\mbox{\scriptsize hit}}$
- · Larger unified I\$/D\$ would be slow, 2nd port even slower
- Optimize I\$ for wide output (superscalar), no writes

Unified L2, L3: insns and data together

- To minimize %<sub>miss</sub>
- + Fewer capacity misses: unused insn capacity used for data
- More conflict misses: insn/data conflicts
  - · A much smaller effect in large caches
- Insn/data structural hazards are rare: simultaneous I\$/D\$ miss
- Go even further: unify L2, L3 of multiple cores in a multi-core

112

#### Summary

- · Average access time of a memory component

  - $latency_{avg} = latency_{hit} + \%_{miss} \times latency_{miss}$  low  $latency_{hit}$  and  $\%_{miss}$  in one structure = hard  $\rightarrow$  hierarchy
- Memory hierarchy
  - Cache (SRAM)  $\rightarrow$  memory (DRAM)  $\rightarrow$  swap (Disk)
  - Smaller, faster, more expensive  $\rightarrow$  bigger, slower, cheaper
- Cache ABCs (associativity, block size, capacity)
  - 3C miss model: compulsory, capacity, conflict
- **Performance optimizations** 
  - %<sub>miss</sub>: prefetching
  - latency  $_{\mbox{\scriptsize miss}}$  : victim buffer, critical-word-first, lockup-free design
- - · Write-back vs. write-through
  - · write-allocate vs. write-no-allocate