CSE 560 Computer Systems Architecture

Cache

Why Caches?

The Need for Speed

CPU Pipeline

1

Programs 101

C Code Generated IA32 Assembly

int sum(int x, int y) int t = x+y;
return t;

pushl %ebp movl %esp,%ebp movl 12(%ebp),%eax addl 8(%ebp),%eax

High-level behavior: Instructions that read from/w

- Read data from memory (put in registers)
- Manipulate it
- Store it back to memory

3

The Need for Speed

CPU Pipeline





Instruction speeds:


- add, sub, shift: 1 cycle
- mult: 3 cycles
- load/store: 100 cycles off-chip 50(-70)ns

2(-3) GHz processor \rightarrow 0.5 ns clock


The Need for Speed **CPU** Pipeline










Your life is full of Locality









Basic Cache Design **Direct Mapped Caches**


MEMORY 16 Byte Memory 0000 Α 0001 В 0010 0011 D load 0x1100 → r1 0100 0101 0110 G 0111 1000 J • Byte-addressable memory 1001 K • 4 address bits → 16 bytes total 1010 М 1011 • b addr bits \rightarrow 2^b bytes in memory $\frac{1011}{1100}$ N Р 1110 1111 Q

15 16

4-Byte, Direct Mapped			MEMORY		
, ,			addr	data	
Cache			0000	А	
				0001	В
CACHE			0010	С	
			0011	D	
index	addr	data		0100	Е
00	XXXX	Х		0101	F
01	XXXX	Х		0110	G
10	XXXX	Х		0111	Н
11	xxxx	Х		1000	J
entry = row = cache line = cache block					K
Block Size: 1 byte				1010	L
• Direct mapped:				1011	M
Each address mapped to specific cache block					N
 4 entries → 2 index bits (2ⁿ → n bits) 				1101	0
. chares 7 2 mack bits (2 7 mbits)			1110	Р	
				1111	Q

MEMORY **Least Significant Bits** as Index 0000 0001 В index 0010 CACHE xxxx 0011 D 0100 0101 00 0001 G 01 0110 10 0010 0111 11 0011 1000 1001 • Supports spatial locality 1010 1011 М 1100 1101 0 1110 1111

17 18



Analogy to a Spice Rack Spice Rack Spice Wall (Memory) (Cache) index tag innamon How do you know what's in the jar? Need labels Tag = Ultra-minimalist label


20

MEMORY 4-Byte, Direct Mapped Cache 0000 0001 R tag|index 0010 CACHE XXXX 0011 D index 0100 0101 00 01 00 В 0110 G 10 0111 11 00 1000 1001 Tag: minimalist label/address 1010 address = tag + index М 1011 1100 1101 1110 1111 Q


MEMORY Simulation #1 of a 4-byte, DM Cache 0000 Α 0001 R tag|index 0010 CACHE XXXX 0011 D 0100 00 00 0 0101 Cache 01 00 0 0110 G starts 10 00 0 0111 empty 11 00 0 1000 J 1001 Κ load 0x0000 Hit? 1010 ➡ Index into \$ 1011 М 1100 N 1101 1110 Р 1111 Q


21 22


MEMORY 4-Byte, Direct Mapped Cache 0000 0001 В 0010 CACHE 0011 D index V tag 0100 Ε 00 0 xx 0101 01 0 xx 0110 G 10 0 xx 0111 11 0 xx 1000 1001 К One last tweak: valid bit 1010 1011 М 1100 N 1101 0 1110 Р 1111 Q




23 24













Simulation #2:					MEMORY		
Jiiiididtioii #2.						data	
4-byte, DM Cache					0000	А	
, ,						В	
tag index	CACHE				0010	С	
XXXX		CACHE			0011	D	
index	٧	tag	data		0100	E	
00	1	11	N		0101	F	
01	0	хх	Х		0110	G	
10	0	хх	Х		0111	Н	
11	0	хх	х		1000	J	
					1001	К	
load 0x1100 Miss Lookup:					1010	L	
load 0x1101 • Index into \$				to\$	1011	М	
load 0x0100 • Check tag				g	1100	N	
load 0x1100			• Check va	alid bit	1101	0	
					1110	Р	
					1111	Q	










Simulation #2:					MEMORY		
						addr	data
4-byte, DM Cache						0000	Α
, <i>,</i> ,						0001	В
tag index	CACHE				0010	С	
XXXX					0011	D	
	index	٧	tag	data		0100	E
	-, 00	1	01	E		0101	F
	01	1	11	0		0110	G
	10	0	XX	Х		0111	Н
	11	0	ХX	Х		1000	J
	_					1001	К
load 0x110				Lookup:		1010	L
load 0x110	_ '			 Index int 	:o \$	1011	M
load 0x010	_	ss		 Check ta 	g	1100	N
load 0x110	0			• Check va	lid bit	1101	0
						1110	Р
						1111	Q





















39






41 42







Removing Conflict Misses with Fully-Associative Caches





45






47 48












51 52








53 54


10/27/2019














Summary so far

- Things we've covered:
 - The Need for Speed
 - Locality to the Rescue!
 - Calculating average memory access time
 - \$ Misses: Cold, Conflict, Capacity
 - \$ Characteristics: Associativity, Block Size, Capacity
- Things we skipped (and are about to cover):
 - Cache Overhead
 - Replacement Policies
 - Writes