

This Unit: (Scalar In-Order) Pipelining

App App App System software

Mem CPU VO

Principles of pipelining

Effects of overhead and hazards

Pipeline diagrams

Data hazards


Stalling and bypassing

Control hazards (Next lecture)

Branch prediction

Predication

1



Datapath and Control

Pisclaimer:
RISC datapath

Pile
S1 s2

Punctional units (ALUs), registers, memory interface


Control: implements decode portion of fetch/execute loop

Mux selectors, write enable signals regulate flow of data in datapath

Part of decode involves translating insn opcode into control signals

Washington
University in St Louis

5



Multi-Cycle Datapath

Register
File
s1s2

Multi-cycle datapath: attacks slow clock
Fetch, decode, execute one complete insn over multiple cycles
Micro-coded control: "stages" control signals
Allows insns to take different number of cycles (main point)
Opposite of single-cycle: short clock period, high CPI (think: CISC)

Washington
University in St.Louis

Single-cycle vs. Multi-cycle Performance • Single-cycle • Clock period = 50ns, CPI = 1 • Performance = 50ns/insn • Multi-cycle has opposite performance split of single-cycle + Shorter clock period - Higher CPI • Multi-cycle • Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles) • Clock period = 11ns, CPI = (20%x3)+(20%x5)+(60%x4) = 4 • Why is clock period 11ns and not 10ns? • Performance = 44ns/insn • Aside: CISC makes perfect sense in multi-cycle datapath Washington University in Sciouis

9


₩ashington

11

Pipelining Basics

Washington
University in Scious

10





Pipelining insn1.fetch insn1.dec insn1.exec Multi-cycle insn0.fetch insn0.dec insn0.exec insn1.fetch insn1.dec insn1.exec Pipelined · Important performance technique · Improves insn throughput rather instruction latency Begin with multi-cycle design · One insn advances from stage 1 to 2, next insn enters stage 1 • Form of parallelism: "insn-stage parallelism" · Maintains illusion of sequential fetch/execute loop • Individual instruction takes the same number of stages + But instructions enter and leave at a much faster rate Laundry analogy **Washington**

12

• Temporary values (PC,IR,A,B,O,D) re-latched every stage
• Why? 5 insns may be in pipeline at once with different PCs
• Notice, PC not latched after ALU stage (not needed later)
• Pipelined control: one single-cycle controller
• Control signals themselves pipelined

Washington
University in St. Louis






More Terminology & Foreshadowing


- Scalar pipeline: one insn per stage per cycle
 - Alternative: "superscalar", e.g., 4-wide (later)
- In-order pipeline: insns enter execute stage in order
 - Alternative: "out-of-order" (OoO) (later)
- Pipeline depth: number of pipeline stages
 - Nothing magical about five (Pentium 4 had 22 stages!)
 - Trend: deeper until Pentium 4, then pulled back a bit


Washington

15





16






18







Pipeline Example: Cycle 7 F/D ₩ashington 23

Pipeline Diagram Pipeline diagram: shorthand for what we just saw • Convention: X means 1w \$4,0 (\$5) finishes execute stage and writes into X/M latch at end of cycle 4 Cycles → 1 2 3 4 5 6 7 8 9 Instructions D X M W F D X M W add \$3<-\$2,\$1 lw \$4,0(\$5) sw \$6,4(\$7) F D X M W **Washington**

Example Pipeline Perf. Calculation

23

- Clock period = 50ns, CPI = 1
- Performance = 50ns/insn Multi-cycle
 - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
 - Clock period = 11ns, CPI = (20%x3)+(20%x5)+(60%x4)=4
- Performance = 44ns/insn
- 5-stage pipelined
 - Clock period = 12ns approx. (50ns / 5 stages) + overheads + CPI = 1 (each insn takes 5 cycles, but 1 completes each cycle)
 - + Performance = 12ns/insn
 - Well actually ... CPI = 1 + some penalty for pipelining (next)
 CPI = 1.5 (on average insn completes every 1.5 cycles)
 - Performance = 18ns/insn
 - · Much higher performance than single-cycle or multi-cycle

₩ashington

Pipeline Clock Period > Delay_{dp} / N_{ps}

- · Latches add delay
- · Extra "bypassing" logic adds delay

 $N_{ps} = number of pipeline stages$

• Pipeline stages have different delays, clock period is max delay

Clock Period of a Pipelined Processor

 $Delay_{dp}$ = time it takes to travel through original datapath

- These factors have implications for ideal number pipeline stages
 - Diminishing clock frequency gains for longer (deeper) pipelines

Washington

24

26

CPI Calculation: Accounting for Stalls

Why is Pipelined CPI > 1?

- CPI for scalar in-order pipeline is 1 + stall penalties
- · Stalls used to resolve hazards
 - · Hazard: condition that jeopardizes sequential illusion
 - Stall: pipeline delay introduced to restore sequential illusion
- Calculating pipeline CPI
 - Frequency of stall x stall cycles
 - Penalties add (stalls generally don't overlap in in-order
 - 1 + stall-freq₁ x stall-cyc₁ + stall-freq₂ x stall-cyc₂ + ...
- Correctness/performance/make common case fast (MCCF)
 - Long penalties OK if rare, e.g., $1 + 0.01 \times 10 = 1.1$
 - · Stalls have implications for ideal number of pipeline stages

27

Data Dependences, Pipeline Hazards, and Bypassing

😇 Washington

28

Dependences and Hazards

- **Dependence**: relationship between two insns
 - Data: two insns use same storage location
 - Control: 1 insn affects whether another executes at all
 - Not a bad thing, programs would be boring otherwise
 - · Enforced by making older insn go before younger one
 - Happens naturally in single-/multi-cycle designs
 - But not in a pipeline
- · Hazard: dependence & possibility of wrong insn order
 - Effects of wrong insn order cannot be externally visible
 - Stall: for order by keeping younger insn in same stage
 - Hazards are a bad thing: stalls reduce performance

₩ashington

29

Why Does Every Insn Take 5 Cycles? Could/should we allow add to skip M and go to W? - It wouldn't help: peak fetch still only 1 insn per cycle **Structural hazards**: who gets the register file write port? **Washington**

30

Structural Hazards

- · Structural hazards
 - Two insns trying to use same circuit at same time
 - E.g., structural hazard on register file write port
- To fix structural hazards: proper ISA/pipeline design
 - · Each insn uses every structure exactly once
 - For at most one cycle
 - · Always at same stage relative to F (fetch)
- Tolerate structure hazards
 - · Add stall logic to stall pipeline when hazards occur

Washington


31


Example Structural Hazard

ld r2.0(r1) W M add r1<-r3,r4 sub r1<-r3,r5 st r6,0(r1)


- Structural hazard: resource needed twice in one cycle
 - · Example: unified instruction & data memories (caches)
 - - · Separate instruction/data memories (caches)
 - Have cache allow 2 accesses per cycle (slow, expensive)
 - · Stall pipeline

Washington 32





33



Reducing Data Hazards: Bypassing

Register File

Start A, 0 (\$3) add \$3<-\$2,\$1

Bypassing

Reading a value from an intermediate (µarchitectural) source

Not waiting until it is available from primary source

Here, we bypass the register file


Also called forwarding


Washington


Thiversity in Schools


36


35














Have We Prevented All Data Hazards? File W No. Consider a "load" followed by a dependent "add" insn Bypassing alone isn't sufficient! Hardware solution: detect this situation and inject a stall cycle Software solution: ensure compiler doesn't generate such code ₩ashington


42

41









46

Performance Impact of Load/Use Penalty

- Assume
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - 50% of loads are followed by dependent instruction
 - require 1 cycle stall (i.e., insertion of 1 nop)
- · Calculate CPI
 - CPI = $1 + (1 \times 20\% \times 50\%) = 1.1$


₩ashington


47

Reducing Load-Use Stall Frequency 2 3 4 5 6 7 8 9 add \$3<-\$2,\$1 D X M W D X M W F d* D X M W lw \$4,4(\$3) F addi \$6<-\$4,1 sub \$8<-\$3,\$1 F D X M W d* = data hazard • Use compiler scheduling to reduce load-use stall frequency 1 2 3 4 5 6 7 8 9 add \$3<-\$2,\$1 D X M W lw \$4,4(\$3) F D X M W F D X M W F D X M W sub \$8<-\$3,\$1 addi \$6<-\$4,1

48

₩ashington





Pipeline Diagram with Multiplier

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6<-\$4,1		F	d*	d*	d*	D	Х	М	w

- · What about...
 - Two instructions trying to write regfile in same cycle?
 - Structural hazard!
- Must prevent:

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	P3	W		
addi \$6<-\$1,1		F	D	Х	М	W			
add \$5<-\$6,\$10			F	D	Х	М	w		

Washington

51

Corrected Pipeline Diagram

- · With the correct stall logic
 - · Prevent mis-ordered writes to the same register
 - · Why two cycles of delay?

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	P3	W		
addi \$4<-\$1,1		F	d*	d*	D	Х	М	W	
add \$10<-\$4,\$6					F	D	Χ	М	W

Multi-cycle operations complicate pipeline logic

Washington

53

More Multiplier Nasties

- · What about...
 - Mis-ordered register writes
 - SW thinks add gets \$4 from addi, actually gets it from mul

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$4<-\$1,1		F	D	Х	М	w			
add \$10<-\$4,\$6					F	D	Χ	М	W

- Common? Not for a 4-cycle multiply with 5-stage pipeline
 - · More common with deeper pipelines
- Frequency irrelevant: must be correct no matter how rare

Washington

52

Pipelined Functional Units

- · Almost all multi-cycle functional units are pipelined
 - · Each operation takes N cycles
 - Can initiate a new (independent) operation every cycle
 - Requires internal latching and some hardware replication
 - + Cheaper than multiple (non-pipelined) units

 mulf f0 f1,f2 mulf f3 f4,f5
 F
 D
 E1
 E2
 B3
 E4
 W
 W

 mulf f3 f4,f5
 F
 D
 E1
 E2
 E3
 E4
 W

• Exception: int/FP divide: difficult to pipeline; not worth it

1 2 3 4 5 6 7 8 9 10 11 divf f0 f1,f2 | F D E/ E/ E/ E/ W divf f3 f4,f5 | F s* s* s* D E/ E/ E/ E/ W

- **s*** = structural hazard, two insns need same structure
 - ISAs and pipelines designed minimize these
 - Canonical example: all insns go through M stage

Washington