

**ISTANBUL TECHNICAL UNIVERSITY**  
**COMPUTER ENGINEERING DEPARTMENT**

**BLG 222E**  
**Computer Organization**  
**Project 1**

**PROJECT DATE : 12.04.2023**

**GROUP MEMBERS:**

number : name

150220762 : Muhammed Yusuf Mermer

number : name

**SPRING 2023**

# Contents

# 1 INTRODUCTION

## 2 IMPLEMENTATIONS AND EXPLANATIONS

### 2.1 Part 2

#### 2.1.1 Part 2.c

In part 2c, we implemented Address Register File (ARF) using registers we implemented at very beginning. As a parameter values, we gave registers 8 bits as 8 bit is necessary for implementing PC, AR, SP and PCPrev. Besides, of enable and clock these registers already supports funsel and load capabilities, which works as specified in part 2.a. Therefore, we can directly send clock, funsel and load informations coming from input of this module to these registers without writing them again explicitly.

However, for the rsel, like in the part 2.b we will send individual bits to the enables of the registers. As in the instruction, if a bit coming to the enable is 1, then operation declared by funsel will be done.

All 8-bit of information coming from these registers are connected to 16 multiplexers.

First 8 of them used for getting result of outA and other 8 used for getting result of outB. Which of these groups takes inputs with same patterns.

What these multiplexers do is that they take significantly same digits of different registers as inputs and output the bit of a register that wanted by outasel or outbsel. As specified in the part 2.c; 00 gives AR's bits, 01 SP's bits, 10 PCPrev's bits, 11 PC's bits. These two 8 bits coming from multiplexers concatenated in outa and outb and gaved as the output of the module.

**inputs:** clk(1 bit), load(8 bits), outasel(2 bits), outbsel(2 bits), funsel(2 bits), rsel(4 bits)

**outputs:** outa(8 bits), outb(8 bits)

**module name:** arf

### 2.2 Part 4

In this part, our purpose is to combine all previously made modules. At first we started with adding memory module that provided. We see that when we are in the write mode it gives high impedance as output and in the read mode we cannot change what is inside of memory.

Our first thought about this is we will write a test bench, so that IR will not take input from memory when memory is in the write mode. Not only IR but also two Multiplexer is also taking input from memory which we want to avoid when memory is in writing mode.

We did not implement our test bench because we saw that test bench is already shared one day later (the day we were thinking to start implementing).

After adding module of memory, we defined wires that comes into/ goes out of memory. Address and outALU is not currently output of any other module.

At first we did not thought that nearly every wires have to be sensed as output as test bench required. Therefore, initially we made them as intermediate wires. Then after we see the output wire names, we changed nearly all our wires' name and make them output.

For the connection of IR, we gave 8 least significant bits to the Multiplexer A. At our initial design we output IR's most significant 8 bits from system but later we change it so that it outputs all 16 bits as outputs.

After IR, we add modules of Multiplexer A and Multiplexer B. Even though Multiplexer is already implemented for previous parts, we cannot use them directly because they are just 1 bit which in case of use, make our module complicated. Hence, we made another module for four to one Multiplexer which takes and gives 8 bit values. Not only four to one multiplexer, but also two to one multiplexer which also processing 8 bit values had been made to use on multiplexer C.

After connecting relevant wires to multiplexers, we added ARF to the system. We add new inputs to the system so that we can modify outputs of the ARF.

With the addition of this module we see that order of call of modules inside of another module does not important if there is exist intermediate signals (wires), because ARF depends on memory via multiplexer and memory depends on ARF through memory address information.

Later we add register file and multiplexer C to the system. And we made the connections.

For the ALU at first we make sepearated flag register but due to input and outputs of ALU is strictly given, we cannot write sepearated cin input for ALU which directed us to use a register inside of ALU module for flag. Then we made proper input and output connections to the ALU module.

**inputs:** ARFOutASel(2 bit), ARFOutBSel(2 bit), IRFunsel(2 bit), ARFFunSel(2 bit), RFFunSel(2 bit), ALUFunSel(4 bit), RFRSel(4 bit), ARFRSel(4 bit), Clock(1 bit), MemWR(1 bit), MemCS(1 bit), IREnable(1 bit), IRLH(1 bit), MuxASel(2 bit), MuxBSel(2 bit), MuxCSel(1 bit), RFOutASel(3 bit), RFOutBSel(3 bit), RFTSel(4 bit)

**outputs:** AOut (8 bits), BOut (8 bits), ALUOut (8 bits), ALUOutFlag (4 bits), ARFAOut (8 bits), Address (8 bits), MemoryOut (8 bits), MuxAOut (8 bits), MuxBOut (8 bits), MuxCOut (8 bits), IROut (16 bits)

**module name:** ALUSystem

# 3 DESIGN PHOTOS

## 3.1 Part 2

### 3.1.1 Part 2.c




Figure 1: ARF System Design

## 3.2 Part 4




Figure 2: ALU System Design

## 4 RESULTS

### 4.1 Part 2

#### 4.1.1 Part 2.c




Figure 3: ARF Simulation

### 4.2 Part 4

result of the part 4 is still controversial so we will wait for it.

## 5 CONCLUSION