ISTANBUL TECHNICAL UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BLG 222E

Computer Organization Project 1

PROJECT DATE : 12.04.2023

GROUP MEMBERS:

150220762 : Muhammed Yusuf Mermer

150210071: Emre Çamlıca

150200091: Hakan Duran

SPRING 2023

Contents

1	INT	RODUCTION	1
2	IMI	PLEMENTATIONS AND EXPLANATIONS	1
	2.1	Part 1	1
		2.1.1	2
	2.2	Part 2	2
		2.2.1 Part 2.a	2
		2.2.2	2
		2.2.3 Part 2.b	2
		2.2.4 Part 2.c	3
		2.2.5	3
	2.3	Part 3	4
		2.3.1 FunSel=0000	4
		2.3.2 FunSel=0001	4
		2.3.3 FunSel=0010	4
		2.3.4 FunSel=0011	4
		2.3.5 FunSel=0100	5
		2.3.6 FunSel=0101	5
		2.3.7 FunSel=0110	5
		2.3.8 FunSel=0111	6
		2.3.9 FunSel=1000	6
		2.3.10 FunSel=1001	6
		2.3.11 FunSel=1010	6
		2.3.12 FunSel=1011	6
		2.3.13 FunSel=1100	6
		2.3.14 FunSel=1101	6
		2.3.15 FunSel=1110	6
		2.3.16 FunSel=1111	7
		2.3.17	7
	2.4	Part 4	7
		2.4.1	8
_	D.E.	NIGN PHOTOG	_
3		SIGN PHOTOS	9
	3.1	Part 1	9
	3.2	Part 2	
		3.2.1 Part 2.a	9

		3.2.2	Р	art	2.	.b		 													10
		3.2.3	Р	art	2.	.c		 												. ,	11
	3.3	Part 3						 													12
	3.4	Part 4						 													13
4	RES	SULTS	}																		13
	4.1	Part 1						 													13
	4.2	Part 2						 													14
		4.2.1	Ρ	art	2.	.a		 													14
		4.2.2	Ρ	art	2.	.b		 													14
		4.2.3	Р	art	2.	.c		 													14
	4.3	Part 3						 													14
	4.4	Part 4						 													15
5	CO	NCLUS	SI	ON	J																15

1 INTRODUCTION

In this project our purpose is to make arithmetic logic unit (ALU) system. To achive this we firstly implemented small components of this system. Hakan did the parts 1, 2.a and 2.b; Yusuf did the parts 2.c and 4; Emre did the part 3.

At first, we designed n-bit register which accepts any n bit binary number and make operations as if loading incrementing and decrementing by 1 and clearing.

In the second part we desgined compenents which contain multiple registers and manipulated them regarding to the incoming inputs. In part 2.a, we designed instruction Register (IR). Only one half of the register affected at a time. In part 2.b, we designed register file (RF). One can change any register at any time even can change all registers at the same time. Besides, number of output also changed. We can send 2 output for various different combinations. Then we implemented Adress Register File (ARF), which contains program counter (PC), Adress Register (AR), Stack Pointer (SP) and PcPast. These registers are all 8 bits, so only difference between RF and ARF is that later contains 4 of 8-bit register.

Then we implemented ALU. It makes 16 different operations to two number. It is simply a combinational logic device which does not contains memory to make operations faster. Returns 4 bit of flag whose purpose is explained in the next section.

2 IMPLEMENTATIONS AND EXPLANATIONS

2.1 Part 1

In part 1, we design a register in which will be used in other parts. Register is n bit register. Here, n has a parameter functionality. We can adjust how many bits in it. This register has an enable input which adjusts if the register will be protect its previous state or will change its value.

Changing register's value is provided by 2 bit FunSel input. FunSel has 4 different combinations for clear, load, decrement and increment. Clear function is changing register's value to n bit zero. Load function is loading n bit load value to register. Decrement and increment functions changing register's value by adding or substracting one to previous value. Register's current value can be reached from Qout output port.

In register module, always block has been used and trigger time of always block is when clock is at positive edge situation. Then if block checks for enable input. If enable is 0, then nothing happens so that value of register remains same. If enable is 1, then which function will be processed by controlling the FunSel input.

2.1.1

inputs: clk(1 bit), enable(1 bit), funsel(2 bits), load(n bits),

outputs: Qout(n bits)
module name: register

2.2 Part 2

2.2.1 Part 2.a

In part 2a, we implemented instruction register (IR) which will be used in ALU System. This register has enable input that has same functionality with part 1 register. It is for adjusting if IR will remain same or change its value. This register take 8 bit input and gives 16 bit output.

Changing IR's value is provided by 2 bit FunSel and LH input. FunSel's clear, increment and decrement functions are doing same functions with that of part 1 register and LH input is not important for this functions. In FunSel's load function, there is two different choices where to load input bits. We can load inputs to IR's least significant bits (0 to 7), or most significant bits (8 to 15). The choose is ensured by LH input.

In instruction register module, we use an always block whose trigger time is clock's positive edge. Then if block checks for enable input. If enable is 0, then nothing happens so that value of register remains same. If enable is 1, then which function will be processed by controlling the FunSel and LH input.

2.2.2

inputs: clk(1 bit), data(8 bits), enable(1 bit), funsel(2 bits), lh(1 bit)

outputs: irout(16 bits)

module name: ir

2.2.3 Part 2.b

In part 2b, we implemented a register file which consists of 8 8-bit register. Half of registers are general purpose registers: R1, R2, R3, R4. Other half of registers are temporary registers: T1, T2, T3, T4.

Those registers' value can be changed with FunSel input. To provide effectiveness of FunSel, registers should be enabled with RSel and TSel inputs. Enabled registers are changed by FunSel and FunSel has 4 different functions. They are clear, load, increment and decrement. Load function is loading 8-bit load bits to registers.

There are 2 3-bit input ports named O1Sel and O2Sel that determine which registers' value will be reflected to output ports. O1Sel feeds the O1 and O2Sel feeds the O2. If 3-bit output selection bits' most significant bit is 0, then a temporary register will be reflected to output, if it is 1, then it is a general purpose register.

Enable process is determined by 4-bit RSel and TSel enablitation inputs. Rsel activates general purpose registers and TSel avtivates temporary registers. Each bit of enablitation input is corresponding to one register. For example, MSB of inputs is for first register and LSB of inputs is for fourth register.

In register file module, we use 8 registers which we design in part 1. Those registers take 8 as parameter since they are 8-bit registers. Their enable input is determining by rsel and tsel inputs. FunSel and load are also be sent to registers to do their tasks. Outputs are connected to wires. Then wires are connected to 8:1 multiplexers. Multiplexer selections are carrying out by O1Sel and O2Sel.

2.2.4

```
inputs: clk(1 bit), load(8 bits), o1sel(3 bits), o2sel(3 bits), funsel(2 bit), rsel(4 bits), tsel(4 bits)
```

outputs: o1(8 bits), o2(8 bits)

module name: $reg8_8$

2.2.5 Part 2.c

In part 2c, we implemented Adress Register File (ARF) using registers we implemented at very begining. As a parameter values, we gave registers 8 bits as 8 bit is necessarry for implementing PC, AR, SP and PCPast. Besides, of enable and clock these registers already supports funsel and load capabilities, which works as specified in part 2.a. Therefore, we can directly send clock, funsel and load informations coming from input of this module to these registers without writing them again explicitly.

However, for the rsel, like in the part 2.b we will send individual bits to the enables of the registers. As in the instruction, if a bit comming to the enable is 1, then operation decleared by funsel will be done.

All 8-bit of information coming from these registers are connected to 16 multiplexers.

First 8 of them used for getting result of outA and other 8 used for getting result of outB. Which of these groups takes inputs with same patterns.

What these multipexers do is that they take significantly same digits of different registers as inputs and output the bit of a register that wanted by outasel or outbsel. As specified in the part 2.c; 00 gives AR's bits,01 SP's bits, 10 PCPrev's bits,11 PC's bits.

These two 8 bits comming from multipexers concatinated in outa and outb and gaved as the output of the module.

2.2.6

inputs: clk(1 bit), load(8 bits), outasel(2 bits), outbsel(2 bits), funsel(2 bits), rsel(4 bits)

outputs: outa(8 bits), outb(8 bits)

module name: arf

2.3 Part 3

We designed the required functions of the ALU for each FunSel case. The functions corresponding to each case will be discussed in the sub-sections. We defined 4 extra variables that made it easier to design the arithmetic functions. These variables are basically the 9 bit representations of A, B, \overline{B} and the result *out* of the corresponding arithmetic operation, with the 9'th bits of A, B and \overline{B} set to 0 to correctly represent arithmetic operations using 8 bits in verilog.

We used an always block to be able to change outputs whenever a different input is given and inside of it, we used case statement to give the outputs corresponding to each Funsel input. The registers are never reset and their states change only when they are allowed to.

Before explaining each funsel case, we will talk about the certain patterns we use to check N, Z and C flags whenever it is necessary. For the N flag, we assign the most significant bit of the OutALU to Flag[1], which indicates the sign bit of a binary number. For the Z flag, we check whether the OutALU is composed of full of 0's. For the C flag in arithmetic operations we check the most significant bit of the out variable, which is a 9 bit register to store the result of arithmetic operations; in shift operations we check the dissapearing bits of A after doing the shift operation. That is, the most significant bit for the right shift and the least significant one for the left shift. Checking the overflow flag is basically done by checking the changes in the most significant bit. We will discuss each of them in the following sub-sections, as it is done differently for each operation.

2.3.1 FunSel=0000

OutALU is assigned to A, then the necessary flags are set.

2.3.2 FunSel=0001

OutALU is assigned to B, then the necessary flags are set.

2.3.3 FunSel=0010

OutALU is assigned to \overline{A} , then the necessary flags are set.

2.3.4 FunSel=0011

OutALU is assigned to \overline{B} , then the necessary flags are set.

2.3.5 FunSel=0100

The result of the addition of 9 bit versions of A and B is assigned to the 9 bit variable out. The carry flag is checked afterwards, if it is 1, the out is incremented by one. After that the necessary flags are set.

When adding two binary numbers an overflow can occur only when the two numbers have the same sign, denoted by $A[7] \wedge B[7]$. We can understand that an overflow occured when the result is different than the signs of the operands. We can logically express this condition as $(A[7] \wedge B[7]) \oplus OutALU[7]$, a logic one result indicating that an overflow occured.

2.3.6 FunSel=0101

The result of the addition of 9 bit versions of A and \overline{B} is assigned to the 9 bit variable out with the addition of binary 1. After that the necessary flags are set.

When subtracting two binary numbers an overflow can occur only when the two numbers have different signs, denoted by $A[7] \oplus B[7]$. We can understand that an overflow occured when the result is different than the sign of the first operand, A, since subtracting a number with a different sign should always result in a number having the same sign as the first operand. We can denote this condition by $A[7] \oplus OutALU[7]$. We can combine the two logic expressions we formed by and ing them to create a logic expression for overflow, which can be written as $(A[7] \oplus B[7]) \wedge (A[7] \oplus OutALU[7])$, a logic one result indicating that an overflow occured.

2.3.7 FunSel=0110

For the compare function, the subtraction operation explained in the previous subsection is used with the corresponding flags. However this time the result of the subtraction is interpreted considering the flags to give the required output. The function interprets the result using if/else statements. In the if statements the possible cases indicating A > B are checked and the OutALU is set as A if the condition is true, else OutALU is set as full of 0's.

The first possibility indicating A > B is that there is no overflow, the result is not negative and it is not zero, implying that A - B > 0. This is denoted by the logic expression $\overline{Flag[0]} \wedge \overline{Flag[1]} \wedge \overline{Flag[3]}$.

The second possibility indicating A > B is that there is overflow and A is positive. Which implies that B is negative. This is denoted by the logic expression $Flag[0] \wedge \overline{A[7]}$.

All other combinations of flag outputs imply that either B > A or A = B, which will result in a 0 output.

2.3.8 FunSel=0111

The result of the bitwise and operation on A and B is assigned to OutALU, then the necessary flags are set.

2.3.9 FunSel=1000

The result of the bitwise or operation on A and B is assigned to OutALU, then the necessary flags are set.

2.3.10 FunSel=1001

The result of the bitwise nand operation on A and B, done by negating every bit of $A \wedge B$ is assigned to OutALU, then the necessary flags are set.

2.3.11 FunSel=1010

The result of the bitwise xor operation on A and B is assigned to OutALU, then the necessary flags are set.

2.3.12 FunSel=1011

The result of logic shift left operation by 1 bit on A is stored in OutALU. After that the necessarry flags are set.

2.3.13 FunSel=1100

The result of logic shift right operation by 1 bit on A is stored in OutALU. After that the necessary flags are set.

2.3.14 FunSel=1101

The result of logic shift left operation by 1 bit on A is stored in OutALU. After that the necessarry flags are set.

Here, if The most significant bit of OutALU is not the same as that of A's an overflow flag is raised. This is denoted by the logic expression $A[7] \oplus OutALU[7]$, a logic 1 result

indicating that an overflow occured.

2.3.15 FunSel=1110

The result of logic shift right operation by 1 bit on A is stored in OutALU. Then, the most significant bit of OutALU is set equal to the most significant bit of A as expected

to prevent overflow. After that the zero flag is set.

2.3.16FunSel=1111

The result of logic shift right operation by 1 bit on A is stored in OutALU. The least

significant bit of A is assigned to the most significant bit of OutALU so that the circular

shift is done correctly. After that the necesarry flags are set.

2.3.17

inputs: A(8 bits), B(8 bits), Funsel(4 bits)

outputs: Flag(4 bits), OutALU(8 bits)

module name: alu

2.4 Part 4

In this part, our purpose is to combine all previously made modules. At first we

started with adding memory module that provided. We see that when we are in the write

mode it gives high impedance as output and in the read mode we cannot change what is

inside of memory.

Our first thought about this is we will write a test bench, so that IR will not take input

from memory when memory is in the write mode. Not only IR but also two Multiplexer is

also taking input from memory which we want to avoid when memory is in writing mode.

We did not implemented our test bench because we saw that test bench is already shared

one day later (the day we were thinking to start implemeting).

After adding module of memory, we defined wires that comes into goes out of memory.

Address and ALUOut are not currently output of any other module.

At first we did not thought that nearly every wires have to be senesed as output as

test bench required. Therefore, initally we made them as intermediate wires. Then after

we see the output wire names, we changed nearly all our wires' name and make them

output.

7

For the connection of IR, we gave 8 least significant bits to the Multiplexer A. At our initial design we output IR's most significant 8 bits from system but later we change it so that it outputs all 16 bits as outputs.

After IR, we add modules of Multiplexer A and Multiplexer B. Even though Multiplexer is already implemented for previous parts, we cannot use them directly because they are just 1 bit which in case of use, make our module complicated. Hence, we made another module for four to one Multiplexer which takes and gives 8 bit values. Not only four two one multiplexer, but also two to one multiplexer which also processing 8 bit values had been made to use on multiplexer C.

After connecting relevant wires to multiplexers, we added ARF to the system. We add new inputs to the system so that we can modify outputs of the ARF.

With the addition of this module we see that order of call of modules inside of another module does not important if there is exist intermadiate signals (wires), because ARF depends on memory via multiplexer and memory depends on ARF through memory address information.

Later we add register file and multipexer C to the system. And we made the connections.

For the ALU at first we make separated flag register but due to input and outputs of ALU is strictly given, we connot write separated cin input for ALU which directed us to use a register inside of ALU module for flag. Then we made proper input and output connections to the ALU module.

2.4.1

inputs: ARFOutCSel(2 bit), ARFOutDSel(2 bit), IRFunsel(2 bit), ARFFunSel(2 bit), RFFunSel(2 bit), ALUFunSel(4 bit), RFRSel(4 bit), ARFRegSel(4 bit), Clock(1 bit), MemWR(1 bit), MemCS(1 bit), IREnable(1 bit), IRLH(1 bit), MuxASel(2 bit), MuxBSel(2 bit), MuxCSel(1 bit), RFOutASel(3 bit), RFOutBSel(3 bit), RFTSel(4 bit)

outputs: AOut (8 bits), BOut (8 bits), ALUOut (8 bits), ALUOutFlag (4 bits), ARFAOut (8 bits), Address (8 bits), MemoryOut (8 bits), MuxAOut (8 bits), MuxBOut (8 bits), IROut (16 bits)

module name: ALUSystem

3 DESIGN PHOTOS

3.1 Part 1




Figure 1: Register Design

3.2 Part 2

3.2.1 Part 2.a




Figure 2: IR Design

3.2.2 Part 2.b




Figure 3: RF Design

3.2.3 Part 2.c




Figure 4: ARF Design

3.3 Part 3




Figure 5: ALU Design

3.4 Part 4




Figure 6: ALU System Design

4 RESULTS

4.1 Part 1



Figure 7: Register Simulation

4.2 Part 2

4.2.1 Part 2.a




Figure 8: IR Simulation

4.2.2 Part 2.b




Figure 9: RF Simulation

4.2.3 Part 2.c




Figure 10: ARF Simulation

4.3 Part 3




Figure 11: ALu Simulation, First Image



Figure 12: ALu Simulation, Second Image



Figure 13: ALu Simulation, Third Image



Figure 14: ALu Simulation, Fourth Image

4.4 Part 4

result of the part 4 is still contreversial so we will wait for it.

5 CONCLUSION