

# Faculty of Engineering and Technology Electrical and Computer Engineering Department COMPUTER ARCHITECTURE

**ENCS4370** 

**Project 2** 

Simple multi cycle processor

# Prepared by:

Sara Ibraheem Awaysa. **ID**: 1211642 **Section:** 3

Hala Hamed Jebreel. **ID**: 1210606 **Section:** 3

Instructor: Dr. Aziz Qaroush.

**Date:** 22/6/2024

#### **Abstract**

This project aims to improve understanding of processor architecture as well as the capacity to track down and detect design flaws or faulty functionality.

Designing a multi-cycle processor, including its Datapath and control units, involves creating a system capable of efficiently processing instructions over numerous clock cycles.

This project investigates the complex architecture required to process instructions like as arithmetic, logic, memory access, and control flow processes. The Datapath, which includes registers, ALUs, and memory components, communicates fluidly with control units that orchestrate instruction decoding, timing, and state changes. Using a modular approach, each instruction passes through phases adapted to its specific needs, maximizing resource use and performance.

## **Table of contents**

Abstract							II
Table of cont	ents						
Table of figu	res						V
List of tables							VI
1.Design			and				nplementation
	-						
		•					
•							
	_						
oInstruction F	Fetch: in this sta	ge, proce	ssor fetches the	instruction from	m memo	ry (instru	ction memory)
and loads it in	to the instructio	n register					5
oInstruction [	Decode: In this s	stage, pro	cessor decodes	the instruction.	Decode	the instru	ction and read
oExecution:	Execute	the	operation	specified	by	the	instruction.
							5
1.2 Con	trol units						6
1.2.1	Control units	descript	tion				6
1.2.2	Control units	Boolean	equations				6
1.2.3 Con	ntrol units' Tru	ıth table					7
2.Simulation			an	d			testing:
							7
3							Conclusion
							10

4	Teamwork
	11
5. References	12

## **Table of figures**

gure1 : Our data path.	l
gure 2: Program counter	l
gure 3:Adder unit.	2
gure 4 : Multiplexers.	2
gure 5: Instruction memory	2
gure 6 :Register file.	3
gure 7: ALU	3
gure 8:Data Memory	1
gure 9: Extender	1
gure 10 : Design simulation.	7
gure 11 : Clearer simulation results.	3
gure 12 : Used instruction memory.	3

## List of tables

Table 1 : Control units' description	6
Table 2: Control units truth table	. 7

## 1. Design and Implementation

#### 1.1 Data Path




Figure1: Our data path.

#### 1.1.1 Program Counter:

The PC (Program Counter) Register is one of the components in data path. It is a CPU register in the computer processor that stores the address of the next instruction to be executed from memory and it is updated during the fetch stage. It allows for branching and jumping instructions, enabling control flow changes within the program. pc very important maintaining the execution flow of the program. [1]




Figure 2: Program counter.

#### 1.1.2 Adder Unit

It is a necessary component of the arithmetic logic unit (ALU) that conducts binary addition. This digital circuit takes two binary values as inputs and returns their sum as an output. This unit was used in our design to calculate the next pc in the fetch stage, depending on the current instruction.




Figure 3:Adder unit.

#### 1.1.3 Multiplexers (MUXs)

It is a device that picks one of multiple analog or digital input signals and routes it to a single output. Select lines are a separate set of digital inputs that control the selecting process. A multiplexer with  $2^n$  inputs has n bit select line, which are used to determine which input line to send to the output. [2]





Figure 4: Multiplexers.

#### 1.1.4 Instruction Memory

The Instruction Memory is a critical component of a computer system's design and the data path. It stores and distributes execution instructions, ensuring quick access and efficient processing. [3]



#### 1.1.5 Register file

A register file is made up of a set of registers that are used to stage data between memory and functional units. It also has inputs and outputs, which include the destination and source registers. So, in our design it consists of 2 read buses -for inputs- and one write bus -for output-. [4]




Figure 6: Register file.

#### 1.1.6 ALU

It is a combinational logic circuit that performs arithmetic and bitwise logical operations on integer binary numbers, in execution stage. The necessary operations for each instruction were executed according to incorporating the appropriate opcode and condition bit. [5]




Figure 7: ALU.

#### 1.1.7 Data Memory

This unit is used only in memory access stage to read from and write to the main memory according to the instruction -Load or store-. Data is transferred between the processor and the memory subsystem, where operations like fetching data, storing data, and performing necessary conversions occur. The Data Memory stage is crucial for executing instructions that involve memory operations, as it ensures correct data access and manipulation.




Figure 8:Data Memory

#### 1.1.8 Extender

It is an essential component in a data path when there is a need to increase the size of a data signal by a specific number of bits. In our design, extenders were needed to extend the immediate to calculate the pc address in case of I-type instructions and also to extend the byte loaded in LB instructions.




Figure 9: Extender.

# The implementation details, and the design choices you made with justification:

#### **Stages:**

- o Instruction Fetch: in this stage, processor fetches the instruction from memory (instruction memory) and loads it into the instruction register.
- Instruction Decode: In this stage, processor decodes the instruction, Decode the instruction and read the necessary registers.
- o Execution: Execute the operation specified by the instruction.
- Memory Access: If the instruction requires data to be read from or written to memory,
   the processor accesses the memory to perform the operation.
- Write Back: The processor writes the result of the operation back to destination register.
- o From the data phat above in figure 1, pc work based on clock and reset. Pc choose from the mux 4\*1 according to pcSrc selection, then 16 bit from pc go to instruction memory, then instruction memory fetches the instruction and loads it into the instruction register(IR), from IR we can Know Rs1, RS2, RD and Immediate (based on the type R-type, I-type, S-type and J-type). Then go to the next stage (Register File). In ALU stage the input is Bus A from the register file or the mux 2\*1 with (operand2 selection) as an input to the ALU, ALU have many flag (zero,carry,over flow. Positive and negative) it have there value based on the result from the ALU. Then the result from the Alu go to mux 2\*1 with the value from the Register file—to choose from them according to the selection 2, after that it go to Data memory as an input (Address) and data in from other mux 2\*1 which choose from the selection (memory data selection) as data in . Finally, the result from Data memory go to mux 2\*1 with result from (mux 2\*1 selection 2).

#### 1.2 Control units

#### 1.2.1 Control units' description

Table 1: Control units' description.

Sara Awayssa-1211642 Hala Hammad-1210606

Signal Ext op RegWrit Overflo ALU op y read Used to indicate if the data A flag if there is a required data to write back it to the Used to choose the suitabl e value of next PC. Used to select if the required extension is zero or A flag resulted from ALU to indicate if there A flag resulted from ALU to indicate if the result is positive A flag resulted from ALU to indicate if the result is negative Used to select the required data memory address. y write Used to Used to choose the second operand which Used to select the first A flag resulte d from ALU A flag resulted from ALU to indicate if the result contain Descriptio indicat if the data etermi e the type of extension n to the loaded byte. (0 or sign) operan d which used ALU require d data operand which will to indicat e if the memor y will be read. (Load) memor y will be to be memory is operati enters the ALU. written back to the is an overflow written. (store) appear at the s a carry

#### 1.2.2 Control units' Boolean equations

- PC src (as it requires 3 bits):

$$PC src [0] = \sim R - type + branch + Ret$$

Pc src 
$$[1] = JUMP + CALL + RET$$

Pc src 
$$[3] = 0$$

- Ext op = 
$$\sim$$
 ANDI

- selection 1 (As it requires 2 bits):

Selection 1 
$$[0] = R$$
-type +  $RET$ 

Selection 1 
$$[1] = RET$$

$$- src1 = \sim BGTZ + \sim BLTZ + \sim BEQZ + \sim BNEZ$$

- 
$$RegWrite = R-type + ADDI + ANDI + LW + LBU + LBS$$

$$-Zero = BEQ + BEQZ$$

- Over flow = 
$$\sim$$
 BGT +  $\sim$ BLT

- Positive = 
$$BGT + BGTZ$$

- Negative = 
$$BLT + BLTZ$$

- Selection  $2 = \sim SV$
- Memory data = SW
- WB data = LW+LBU+LBS
- Memory read = LW + LBU + LBS
- Memory write = SW + SV
- Operand2 =  $\sim$ I-Type
- -Mode = LBS
- -Data Selector = LBU + LBS

#### 1.2.3 Control units' Truth table

	PC Main ctrl ALU ctrl								Main ctrl											
Instruction	opcode	PC src	Ext op	Selection1	Src1	RegWrite	Zero	Carry	Overflow	positive	negative	ALU op	Selection2	Memory data	Wb data	Memory read	Memory write	OPERAND2	Mode	Data selector
AND	0000	0	X	0	1	1	X	X	X	X	X	AND	1	X	0	0	0	1	X	X
ADD	0001	0	X	0	1	1	X	X	X	X	X	ADD	1	X	0	0	0	1	X	X
SUB	0010	0	X	0	1	1	X	X	X	X	X	SUB	1	X	0	0	0	1	X	X
ADDI	0011	0	1	X	1	1	X	X	X	X	X	ADD	1	X	0	0	0	0	X	X
ANDI	0100	0	0	X	1	1	X	X	X	X	X	AND	1	X	0	0	0	0	X	X
LW	0101	0	1	X	1	1	X	X	X	X	X	ADD	1	X	1	1	0	0	X	0
LBU	0110	0	1	X	1	1	X	X	X	X	X	ADD	1	X	1	1	0	0	0	1
LBS	0110	0	1	X	1	1	X	X	X	X	X	ADD	1	X	1	1	0	0	1	1
sw	0111	0	1	X	1	0	X	X	X	X	X	ADD	1	1	X	0	1	0	X	X
BGT	1000	1	1	1	1	0	0	X	0	1	0	SUB	X	X	X	0	0	X	X	X
BGTZ	1000	1	1	1	0	0	0	X	X	1	0	SUB	X	X	X	0	0	X	X	X
BLT	1001	1	1	1	1	0	X	X	0	0	1	SUB	X	X	X	0	0	X	X	X
BLTZ	1001	1	1	1	0	0	X	X	X	0	1	SUB	X	X	X	0	0	X	X	X
BEQ	1010	1	1	1	1	0	1	X	X	X	X	SUB	X	X	X	0	0	X	X	X
BEQZ	1010	1	1	1	0	0	1	X	X	X	X	SUB	X	X	X	0	0	X	X	X
BNE	1011	1	1	1	1	0	0	X	X	X	X	SUB	X	X	X	0	0	X	X	X
BNEZ	1011	1	1	1	0	0	0	X	X	X	X	SUB	X	X	X	0	0	X	X	X
JUMP	1100	2	X	X	X	0	X	X	X	X	X	X	X	X	X	0	0	X	X	X
CALL	1101	2	Х	X	X	0	X	X	X	X	X	X	X	X	X	0	0	X	X	X
RET	1110	3	X	2	X	0	X	X	X	X	X	X	X	X	X	0	0	X	Х	X
SV	1111	0	X	X	1	0	X	X	X	X	X	X	0	0	X	0	1	X	X	X

Sara Awayssa-1211642 Hala Hammad-1210606

Table 2: Control units truth table.


To achieve an efficient multi-cycle processor design, multiple factors were carefully evaluated and handled during the design and implementation phases. To ensure optimal functionality, each CPU component passed extensive testing. The ALU was tested for all arithmetic and logical operations. The control unit was tested for proper state transitions and output signals. The register file was verified to handle simultaneous reads and writes appropriately, and memory units were validated for data consistency and addressing. All phases were thoroughly tested, beginning with fetch and ending with writeback.

### 2. Simulation and testing:



Figure 10: Design simulation.

#### To make results clearer:






Figure 11 : Clearer simulation results.

All instructions were tested using the following instruction memory:




Figure 12: Used instruction memory.

The test programs were created to cover a wide variety of instructions and scenarios. All tested instructions (ADD, SUB, AND, ANDI, ADDI, LW, LBU, LBS, SW, BEQ, BEQZ, JUMP...) worked successfully and produced the desired effects. The multi-cycle processor's

functionality is thoroughly tested to ensure that it processes arithmetic, logical, data transfer, and control flow instructions correctly.

The inputs included the clock signal (clk) and reset one (reset), while the outputs were various control signals such as extOp, src1, selection1, ALUop, selection2, memoryData, wbData, memoryRead, memoryWrite, and operand2 in addition to registers like pc\_out, alu\_result, data\_out, and instruction.

The test programs guaranteed that the stage signal flowed accurately through each cycle. For example, while testing the ADD instruction, the intended result was that alu\_result included the correct sum and carry. Similarly, for a Load operation instruction, data\_out and memoryRead were anticipated to indicate the proper data transfer to memory.

Each instruction passed only the stages it needs, so the cycle time was according to the longest instructions (LW, LBU, LBS) which needed 5 stages.

All results were as expected, and no errors occurred.

#### 3. Conclusion

Designing a multi-cycle processor entails developing a thorough data pipeline and control units to properly handle multiple instruction types. Each instruction moves through the processor's stages as needed, ensuring that resources are used efficiently. The data path includes components such as ALUs, registers, and memory that are linked to perform arithmetic, logical, and data transfer operations. Control units monitor the sequential execution of instructions, ensuring that each stage (fetch, decode, execute, memory access, and write-back) occurs appropriately.

After finishing this project, our expertise and knowledge of multi-cycle processing have substantially improved as a result of the design and implementation of a processor architecture capable of efficiently handling complicated instructions. This effort has improved our understanding of how various processor components interact, from the data pipeline with registers, ALU, and memory units to the control units that orchestrate instruction execution across multiple stages. We learned how to optimize performance by ensuring that each instruction moves through the pipeline stages only as needed, reducing resource use and increasing overall efficiency. We have strengthened our understanding of how complex instructions are processed step by step through rigorous testing and validation, demonstrating a thorough mastery of multicycle processing principles.

The outcomes were as expected, with no significant difficulties.

#### 4. Teamwork

Teamwork is the foundation of our project's success, with each team member's unique abilities and views combining to achieve our objectives successfully.

We built this project with a group of two students, Hala Jebreel-1210606 and Sarah Awaysa-1211642. We worked collectively on this project, starting with thinking about it, building the design of the data path, developing a table of control signal, building the code and the test bench, and correcting each other's mistakes. (We opened a zoom meeting and worked on the whole project together).

To give details, the project implementing began with opening a zoom meeting and discussing the project's ideas, hardships and even the very small tricks. Then, another zoom meeting was held to begin writing the code together, each line was written based on the approval of both of us, and all methods and strategies were chosen together. After finishing writing the code, Sarah started writing the test bench, the sequence of instructions and checking the correctness and effectivity of the project by tracking the simulation output. At the same moment, Hala was preparing the report. At the end, Sara continues the report and Hala arranged the code and added comments. So, in the report, Hala wrote about the components of the data path which was designed during a zoom meeting and wrote the conclusion and prepared for the tables of contents, figures and tables, while Sarah wrote about the control units and the simulation and testing in addition to the abstract.

The whole project was tested by each of us and we corrected each other's mistakes.

#### 5. References

[1]: Techopedia. [Accessed on 21<sup>st</sup> June 2024]

https://www.techopedia.com/definition/13114/program-counter-pc

[2]: Wikipedia. [Accessed on 21st June 2024]

https://en.wikipedia.org/wiki/Multiplexer

[3]: Science Direct. [Accessed on 21<sup>st</sup> June 2024]

https://www.sciencedirect.com/topics/computer-science/instruction-memory

[4]: Wikipedia. [Accessed on 21st June 2024]

https://en.wikipedia.org/wiki/Register\_file

[5]: Wikipedia. [Accessed on 21st June 2024]

https://en.wikipedia.org/wiki/Arithmetic\_logic\_unit