

a) ,22Specify the size of the output (O) in bits so the overflow can never occur.
Answer
Arthmatic:
100 x NAND y
101 NOT (x)
110 x NOR y
111 x XOR y
LOGIC:
000 (X+Y)/2
001 2*(X+Y)
010 (X/2)+Y
011 X-(Y/2)
X : n bit // x=111
Y:n bit //y=111
X NAND y -> n bit
(111) NAND (111)> n bit // so output = n bit
Y:n bit //y=111
X : n bit// x=111
NOT (x):
NOT (111) = 000
Output =n bit
X: n bit // x=111
Y:n bit //y=111
x NOR y
(111) NOR (111) = n bit
So output = n bit
Y:n bit //y=111
X : n bit// x=111
x XOR y:
(111) XOR(111)= n bit // so output= n bit


```
LOGIC
000
      (X+Y)/2
001
      2*(X+Y)
010
      (X/2)+Y
011
        X-(Y/2)
(X+Y)/2:
IF x = n bit
And y = n bit
Then (x + y) are (n+1) bit because the end carry
So the size of the output from this operation is (n+1)bit
And (x + y) divid by 2 then the size of the output still (n+1)
2*(X+Y):
IF x = n bit
And y = n bit
Then (x + y) are (n+1) bit because the end carry
And (x + y) multiplay with 2 then the size of the output become (n+2)
(X/2) + Y:
IF x = n bit
And y = n bit
And (x/2) the size is n bit
(x/2) + y the size become (n+1) bit because the end carry
X-(y/2)
IF x = n bit
And y = n bit
(y/2) the size is n bit
X - (y/2) the size of the output is (n+1)
```


### (SO THE SIZE OF OUTPOUT is (n+2))


b) (10 points) Show the ALU implementation using medium-scale integration (MSI) components and minimum number of gates (i.e. in blocks with their sizes). Note that, you might use some kind of extension (sign- or zero-extension).












```
1 =module sub_div_1210606(x,y,c,o);
       parameter \bar{n} = \bar{4};
     3 input [n-1:0]x,y;
     4 input [n-1:0]c;
     5 output signed [n:0]o;
     6 reg [n:0]o;
7 always@(x or y or c)
     8 = begin
          o = x ^ (!(y/2) + 1) ^ c; // conver the subtracter to adder by thake the
     9
    10
            end
    11
    12 endmodule
    13
    14
gs_files-off --write_settings_files-off Proj_Hala_Digital_1210606 -c Proj_Hala_Digital_1210606
Asign "Proj_Hala_Digital_1210606"
g (9) \( \) Critical Warning \( \) Error \( \) Suppressed (6) \( \) Flag \( \)
                                                                            In 6 Col 12 To # B + M
      🔍 Search 🔎 🗩 🎯 📜 📀 前 🕋 🗷 👿 🚳 🍇
```


#### 5-x NAND y

```
1 ■module NAND 1210606(x,y,o);
2
   parameter n = 4;
3
   input [n-1:0]x,y;
4
  output signed [n-1:0]o;
5
  reg [n-1:0]o;
6
  always@(x or y)
7 ≡ begin
8
     o =!x||!y;
9
     end
10
     endmodule
11
```




#### 6- NOT(X)

```
module Not_1210606(x,o);
parameter n = 4;
input [n-1:0]x;
output signed [n-1:0] o;
reg [n-1:0] o;
always@(x)
begin
o = !x&&!x;
end
endmodule
```



#### 7- X NOR Y


```
module Nor_1210606(x,y,o);
parameter n = 4;
input [n-1:0]x,y;
output [n-1:0]o;
reg [n-1:0]o;
always @(x or y )
begin
  o = !x & !y;
end
endmodule
```




#### 8-x XOR y

```
module XOR_1210606(x,y,o);
parameter n = 4;
input [n-1:0]x,y;
output signed [n-1:0]o;
reg [n-1:0]o;
always@(x or y)

begin
  o = x^y;
end
endmodule
```



# (9- mux 8 to 1) \*note: the impliment of the ALU in page 13 in this report.



If the selection is 000 then the mux do the first operation (x + y)/2If the selection is 001 then the mux do the second operation 2\*(x + y)If the selection is 010 then the mux do the third operation (x/2) + yIf the selection is 011 then the mux do the fourth operation x - (y/2)

If the selection is 100 then the mux do the operation number 5  $\,$  x NAND  $\,$  y

If the selection is 101 then the mux do the operation number 6 not (x)

If the selection is 110 then the mux do the operation number 7 x nor y

If the selection is 111 then the mux do the operation number 8 x xor y

#### Picture for ( ALU1 , ALU2 , MUX8X1 ) code :


# MUX8X1 code


```
1 =module mux8X1 1210606(a,b,c,d,t,e,p,g,s0,s1,s2,f);
        parameter n = 4;
        input a,b,c,d,t,e,p,g;
       input s0,s1,s2;
    5 output reg f;
    6 always @ (*)
    7 ≡begin
    8 mcase (s0 & s1 &s2)
    9 3'b000: f=a;
   10 3'b001: f=b;
   11 3'b010: f=c;
        3'b011: f=d;
   12
   13
         3'b100: f=t;
   14
         3'b101: f=e;
   15
         3'b110: f=p;
   16 3'b111: f=g;
   17
        endcase
   18
   19 endmodule
   20
   21
ter synthesis - the final resource count might be different
s successful. 0 errors, 11 warnings
gs_files=off --write_settings_files=off Proj_Hala_Digital_1210606 -c Proj_Hala_Digital_1210606
esign "Proj_Hala_Digital_1210606"
g (9) \ Critical Warning \ Error \ Suppressed (6) \ Flag /
                                                                                  Ln 7, Col 6 (1) + 11 + 14
```


## **ALU CODE (STRUCTURAL)**


```
· [ & m^* - ] & m^* - ] & m^* - [ & un_* - ] A war - [ 제 war - ] 제 war - ] 제 war - [ 제 war - ] 제 war - [ 제 war - ] 제 war - [ 제 war - ] 제 war - ] 제 war - [ 제 war - ] 제 war - ] 제 war - [ M war - ] M war - [ M wa
                  1 ■module ALu 1210606(x,y,c,o);
                 2 parameter n = 4;
                 3  input signed [n-1:0]x,y;
                  4 input [2:0]c;
                 5 output signed [n+1:0]o;
                 6 wire w0,w1,w2,w3,v0,v1,v2,v3;
                           add div 1210606 Q1(x,y,c,w0);
                           add multi 1210606 Q2(x,y,c,w1);
                 9 div added 1210606 Q3(x,y,c,w2);
             10 sub div 1210606 Q4(x,y,c,w3);
             11 NAND 1210606 A1(x,y,v0);
             12 Not 1210606 A2(x,v1);
             13 Nor 1210606 A3(x,y,v2);
             14 XOR 1210606 A4(x,y,v3);
             15 mux8X1 1210606 m1 (w0, w1, w2, w3, v0, v1, v2, v3, c[0], c[1], c[2], o);
                            endmodule
              16
              17
  that do not drive logic
ifter synthesis - the final resource count might be different
mas successful. O errors, 11 warnings
.ngs_files=off --write_settings_files=off Proj_Hala_Digital_1210606 -c Proj_Hala_Digital_1210606
design "Proj_Hala_Digital_1210606"
ing (9) \ Critical Warning \ Error \ Suppressed (6) \ Flag /
                                                                                                                                                                                                                          Ln 10, Col 25 (h+1)+16
                                                                                                                                                                                                                                                                ^ ENG ♥ 40 D 07/02/2023
                                                                                                                     🗓 🕿 🚨 😈 🔘 🐇
```

# ALU CODE (BEHAVEIORL)









e) (5 points) Generate the waveforms of the ALU defined in Part (d), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:


#### Test 1:

X1 = 6

Y1 = 0

C1 = 6

Output: X NOR Y




Test 2:

X2 = 0

Y2 = 1

C1=6

Output: (x/2) + y




Test 3:

X3 = -6

Y3 = 0

C3 = 2

Output = (x/2) + y



g) (5 points) Generate the waveforms of the behavioral ALU defined in Part (f), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows: The general representation of the student ID is 1C2Y2X2C1Y1X1, so, if your student ID is 1220520, then X, Y, and C values for the three test cases as follows:


#### Test 1:

x1 = 6

y1 = 0

c1 = 6

Output: x NOR y




Test 2:

X2 = 0

Y2=1

C2 = 2

Output: (x/2) + y



Test 3:

X3=-6

Y3=0

C3 = 2

Output: (x/2) + y

