CS 61C: Great Ideas in Computer Architecture (Machine Structures) Single-Cycle CPU Datapath & Control Part 2

Instructors:

Krste Asanovic & Vladimir Stojanovic http://inst.eecs.berkeley.edu/~cs61c/


Review: Processor Design 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic


Processor Design: 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

Register-Register Timing: One Complete Cycle (Add/Sub)




Register-Register Timing: One Complete Cycle




3c: Logical Op (or) with Immediate

R[rt] = R[rs] op ZeroExt[imm16]




3d: Load Operations

• R[rt] = Mem[R[rs] + SignExt[imm16]] Example: lw rt,rs,imm16




3d: Load Operations

• R[rt] = Mem[R[rs] + SignExt[imm16]] Example: lw rt,rs,imm16




3e: Store Operations

Mem[R[rs] + SignExt[imm16]] = R[rt]



3e: Store Operations

Mem[R[rs] + SignExt[imm16]] = R[rt]



3f: The Branch Instruction

beq rs, rt, imm16


- mem[PC] Fetch the instruction from memory
- Equal = (R[rs] == R[rt]) Calculate branch condition
- if (Equal) Calculate the next instruction's address
 - PC = PC + 4 + (SignExt(imm16) x 4)

else


• PC = PC + 4

Datapath for Branch Operations


beq rs, rt, imm16



Instruction Fetch Unit including Branch



• if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else



How to encode nPC_sel?

Instruction<31:0>


- Direct MUX select?
- Branch inst. / not branch inst.
- Let's pick 2nd option

nPC_sel	zero?	MUX
0	Х	0
1	0	0
1	1	1

Q: What logic



Putting it All Together: A Single Cycle Datapath



Clickers/Peer Instruction

What new (pseudo)instruction would need no new datapath hardware?


A: branch if reg==immediate

A: branch it reg==Immediate.

B; add two registers and branch if result zero

Compactive.

- C: store with auto-increment of base address:
 - sw rt, rs, offset // rs incremented by offset after store



Administrivia

Datapath Control Signals

extension

ExtOp: "zero", "sign"

• ALUsrc: $0 \Rightarrow \text{regB}$;

 $1 \Rightarrow immed$


ALUctr: "ADD", "SUB", "OR"

• MemWr: $1 \Rightarrow$ write memory


MemtoReg: 0 ⇒ ALU; 1 ⇒ Mem

• RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"


• RegWr: $1 \Rightarrow$ write register



Given Datapath: RTL -> Control



RTL: The Add Instruction



add rd, rs, rt


- MEM[PC] Fetch the instruction from memory
- -R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address


Instruction Fetch Unit at the Beginning of Add

Fetch the instruction from Instruction

memory: Instruction = MEM[PC] same for Inst all instructions Instruction<31:0> Memory nPC sel **Inst Address** clk imm₁₆

Single Cycle Datapath during Add







Instruction Fetch Unit at End of Add

• PC = PC + 4

- Same for all Inst instructions except: Memory Branch and Jump nPC sel=+4**Inst Address** clk imm₁₆


Single Cycle Datapath during Jump






Single Cycle Datapath during Jump

J-type op target address jump





Instruction Fetch Unit at the End of Jump






Instruction Fetch Unit at the End of Jump





In The News: Tile-Mx100 100 64-bit ARM cores on one chip




EZChip (bought Tilera)

100 64-bit ARM Cortex A53

Dual-issue, in-order

P&H Figure 4.17



Summary of the Control Signals (1/2)

```
<u>inst</u>
        Register Transfer
        R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
add
        ALUSTC=ReqB, ALUCTT="ADD", ReqDst=rd, ReqWr, nPC sel="+4"
sub
        R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
        ALUSTC=ReqB, ALUCTT="SUB", ReqDst=rd, ReqWr, nPC sel="+4"
        R[rt] \leftarrow R[rs] + zero ext(Imm16); PC \leftarrow PC + 4
ori
        ALUSTC=Im, Extop="Z", ALUCTT="OR", RegDst=rt, RegWr, nPC sel="+4"
        R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)]; PC \leftarrow PC + 4
lw
        ALUSTC=Im, Extop="sn", ALUCTT="ADD", MemtoReg, RegDst=rt, RegWr,
        nPC sel = "+4"
        MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
        ALUSTC=Im, Extop="sn", ALUCTT = "ADD", MemWr, nPC sel = "+4"
         if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16) | 00
beq
        else PC \leftarrow PC + 4
        nPC sel = "br", ALUctr = "SUB"
```

Summary of the Control Signals (2/2)

I ruth Cook							
See — func	10 0000	10 0010	We Don't Care :-)				
Appendix A — op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	х	х	X
ALUSrc	0	0	1	1	1	0	х
MemtoReg	0	0	0	1	х	х	X
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	х	х	0	1	1	х	х
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	Х


	31	26	21	16	11	6	()
R-type		p	rs	rt	rd	shamt	funct	add, sub
				1				-
I-type		pp	rs	rt	immediate			ori, lw, sw, beq
J-type		g	target address					jump
J-type		γP		tar	5ct addicss			ا اهسام

Boolean Expressions for Controller

```
RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or
Where:
rtype = ~op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> • ~op<sub>1</sub> • ~op<sub>0</sub>,
```

```
rtype = \sim op_5 • \sim op_4 • \sim op_3 • \sim op_2 • \sim op_1 • \sim op_0 , ori = \sim op_5 • \sim op_4 • op_3 • op_2 • \sim op_1 • op_0 | How do we lw = op_5 • \sim op_4 • \sim op_3 • \sim op_2 • op_1 • op_0 | implement this in sw = op_5 • \sim op_4 • op_3 • \sim op_2 • op_1 • op_0 | gates? jump = \sim op_5 • \sim op_4 • \sim op_3 • op_2 • \sim op_1 • \sim op_0 | gates? add = rtype • func<sub>5</sub> • \sim func_4 • \sim func_3 • \sim func_2 • \sim func_1 • \sim func_0 sub = rtype • func<sub>5</sub> • \sim func_4 • \sim func_3 • \sim func_2 • func<sub>1</sub> • \sim func_0
```

Controller Implementation



Summary: Single-cycle Processor

- Five steps to design a processor:
 - 1. Analyze instruction set → datapath requirements
 - Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

