
1. 单选题 (2.0分)			
n a P-type semiconductor m	aterial, the majority	carriers are	
A.free electrons			
O B.holes			
C.impurity irons			
D.valence elections			
2. 单选题 (2.0分)			
In a semiconductor diode, the ions is called the	e region near the PN	junction consisting o	f positive and negative
A.neutral zone			
B.recombination region			
C.depletion region			
D.diffusion area			
3. 单选题 (2.0分)			
To form the positive material	in the semiconduct	or, which element can	be doped?
A.group IV elements		2021212734	20/2/202734
B.group V elements			
C.group III elements			
D.group VI elements			
4. 单选题 (2.0分)			
For a Zener diode, in the Zene	er region the current	and the voltage	ge across the diode
A.is almost constant; is all	most constant		
B.can increase a lot; is alm			
C.is almost constant; can			
D.can increase a lot; can in			
The state of the s	E WIN		

5. 单选题 (2.0分)

For circuit shown in Figure 1, the diode is ideal; if the input DC voltage v_i>0, the output is _____.



- A.-8V
- B.-2V
- C.-5V
- OD.-3V

6. 单选题 (2.0分)

For an PNP transistor working in active region, the DC voltages at three pins are -2V, -2.7V and-6V. The pins are ______ terminal.

- A.Base, Collector, Emitter
- O B.Base, Emitter, Collector
- C.Collector, Base, Emitter
- D.Emitter, Base, Collector

7. 单选题 (2.0分)

To be employed as linear (undistorted) amplifiers for NPN transistor, the B-E junction of BJTs should be ______ biased and the B-C junction of BJTs should be _____ biased.

- A.forward, forward
- B.forward, reverse
- C.reverse, reverse
- D.reverse, forward

8. 单选题 (2.0分)

Which of the following is not true for the BJT circuit in **Figure 2** _____? (Assuming the knee voltage of B-E junction is 0.7V)




Figure 2

- A.The base voltage is 3V.
- O B.The voltage between collector and emitter is 3.7V.
- C.The emitter voltage is 0.7V.
- D.The collector voltage is 6V.

9. 单选题 (2.0分)

In a common emitter amplifier, the output voltage is always____ with the input voltage in full frequency band.

- A.45° out of phase
- B.90° out of phase
- C.180° out of phase
- O.None of above

10. 单选题 (2.0分)

For an emitter follower, the input impedance is relatively _____ and the output impedance quite

- A.high, small
- O B.small, high
- C.small, small
- O.high, high

For the transistor amplifier ci quiescent point is high, then			20/2/22/234
A.Saturation distortion, Cu	t-off distortion		
B.Cut-off distortion, Saturation distortionC.Saturation distortion, Saturation distortion			
D.Cut-off distortion, Cut-of	f distortion		
12. 单选题 (2.0分)			
The region of the characteris	tic curve family for the	FETs that is normally	used for linear
amplification is			
A.the linear-resistance reg	jion		
B.the Ohmic region			
C.the saturation region			
D.All of the above			
13. 单选题 (2.0分)			
The minimum current in a JF	ET occurs when V _{GS} is	equal to	
A.pinch-off voltage			
B.zero Voltage			
C.a voltage greater than the	ne pinch-off voltage		
D.a small positive voltage			
14. 单选题 (2.0分)			
A is a voltage-contro	olled device and a	is a current-contro	lled device.
A.BJT, FET			
B.BFT, FFT			
C.FET, BJT			

15. 单选题 (2.0分)

For the voltage divider circuit, the NPN BJT common emitter configuration, the voltage gain is__.

- \bigcirc A.Au=-(R_C||r_o)/r_e
- \circ B.Au=-(R₁||r_o)/r_e
- \bigcirc C.Au=-(R₂||r₀)/r_e
- O.None of above

16. 单选题 (2.0分)

Calculate the JFET amplifier with load in Figure 3. Assume that g_m =2mS, R_D =4k Ω , R_L =4k Ω _____.




Figure 3

- A.Au= 4
- O B.Au= 1
- C.Au= -4
- O.Au= -1

17. 单选题 (2.0分)

For the common emitter amplifier, ___ capacitors do not affect the low frequency response.

- A.bypass
- B.input coupling
- C.output coupling
- D.interelectrode

18. 单选题 (2.0分)			
For BJT amplifiers, the high	frequency and low	-frequency gain is	
A.decreased			
O B.increased			
○ C.constant			
O.None of above			
19. 单选题 (2.0分)			
When a BJT transistor is us	ed in a switching ci	rcuit, it operates in the _	
A.saturation and active r	egions		
B.active and cutoff region	ns		
C.saturation and cutoff r	egions		
D.active region only			
20. 单选题 (2.0分)			
If a resistor is added in the then the voltage gain of the A.decrease			passed by a capacitor,
O B.increase			
C.increase in some case	s and decrease in o		
O.stay the same			
21. 单选题 (2.0分)			
When comparing the comn impedance of the common is much smaller.			
A.emitter; emitter			
B.emitter; collector			
C.collector; emitter			
D.collector; collector			

22. 单选题 (2.0分)			
The common-base amp	olifier is characterized as hav output impedance.	ing a relatively	input impedance
A.high; low			
B.low; low			
C.low; high			
O.high; high			
23. 单选题 (2.0分)			
For an unload BJT amp the loaded voltage gair	olifier, voltage gain is -100, ou n is	tput impedance is	20, terminal load is 80,
○ A20			
O B.+20			
○ C.+80			
O D80			
24. 单选题 (2.0分)			
Crossover distortion in	class B power amplifiers car	be prevented by _	
A.biasing the transis	tors slightly above cutoff.		
B.biasing the transis			
THE REAL PROPERTY.	tary-symmetry transistors.		
D.increasing the load	2023		
2.morodomy and road	. redictarios.		
25. 单选题 (2.0分)			
Ideally, theamplificommon mode signal.	er has larger gain for the diff	erential mode signa	al, and has no gain for the
 A.transistor 			
O B.power			
O C.common			
O.differential			

26. 简答题 (10.0分)

For the network shown in **Figure 4**, V_T =26mV (at room temperature):

- 1) Describe how to get the DC equivalent circuit. (1 marks)
- 2) Assume VBE(on)=0.7V, determine the Q point: V_B , I_E , r_e . (3 marks)
- 3) Describe how to get the AC equivalent circuit. (2 marks)
- 4) Find the A_u , Z_i and Z_o with $r_0\text{=}$ ∞ Ohm. (3 marks)
- 5) If the load RL=3.9k Ω is added to the output, calculate the voltage gain A $_{u}$. (1 marks)




Figure 4

27. 简答题 (12.0分)

A differential amplifier is shown in **Figure 5**. For the transistors T₁ and T₂, β =100, r_{ce} = ∞ , UBE(on)=0.6V, V_T=26mV (at room temperature).

- 1) Calculate static collector current lcq1 and lcq2. (2 marks)
- 2) Calculate static voltage Vc1 and Vc2. (1 marks)
- 3) Calculate the re parameter of the ac equivalent model. (2 marks)
- 4) For a double output, calculate the differential mode voltage gain. (2 marks)
- 5) For a double output, calculate the differential mode input resistance. (2 marks)
- 6) For a double output, calculate the differential mode output resistance. (1 marks)
- 7) For a double output, calculate the common mode voltage gain. (1 marks)
- 8) For a double output, calculate the CMRR. (1 marks)




Figure 5

28. 简答题 (5.0分)

- For the negative feedback circuit in **Figure 6**, answer the questions.

 1) Determine the type of the negative feedback. **(1 marks)**2) If the AC negative feedback is strong enough, calculate the voltage gain by approximate analysis method. (2 marks)
- 3) If the AC negative feedback is strong enough, calculate the input impedance and output impedance. (2 marks)




Figure 6

29. 简答题 (5.0分)

- For the negative feedback circuit in **Figure 7**, answer the questions.

 1) Determine the type of the negative feedback. **(1 marks)**2) If the AC negative feedback is strong enough, calculate the voltage gain by approximate analysis method. (2 marks)
- 3) If the AC negative feedback is strong enough, calculate the input impedance and output impedance. (2 marks)




Figure 7

30. 简答题 (8.0分)

For complementary symmetric power amplifier circuit shown in Figure 8, the base bias circuit is omitted. VT_2 and VT_3 are output transistors. Assume that the saturation voltages of VT_2 and VT_3 are negligible. The voltage on R4 and R5 are negligible.

- Determine the static voltage of point A. (1 marks)
 What are the role of the connection of D₁ and D₂? (1 marks)
- 3) Find the maximum AC output power. (2 marks)
- 4) Find the maximum input power from the DC supply. (2 marks)
- 5) Find the maximum power efficiency. (1 marks)
- 6) Find the power dissipation by both T2 and T3 when the output power is maximum.(1 marks)




Figure 8

31. 简答题 (10.0分)

In the circuit of **Figure 9**, the op-amp are ideal. Zener Diode with $V_Z=\pm 10V$, $R_1=100K\Omega$, $R_2=2K\Omega$, $R=10K\Omega$, $C=1\mu F$, $v_{i1}=-5V$, $v_{i2}=5.1V$, $V_R=-7V$, Power supply $V_{CC}=\pm 15V$, at t=0, $v_c=0V$. If connected to power supply at t=0, determine the function of each stage, and calculate the voltage output of each stage at t=5.1s. (note: calculate v_{01} , v_{02} , v_{03} , v_{04} , v_{05} , v_{06} , v_{0})

