Decoder


En	A0	A 1	00	01	02	03	Expected Output
0	0	0	0	0	0	0	All false
0	1	0	0	0	0	0	All false
0	0	1	0	0	0	0	All false
0	1	1	0	0	0	0	All false
1	0	0	1	0	0	0	00 Only
1	1	0	0	1	0	0	01 Only
1	0	1	0	0	1	0	O2 Only
1	1	1	0	0	0	1	O3 Only



As expected, the only output trace set high in each test is the number encoded in the binary input address bits.

Multiplexer


i0	i1	i2	i3	A0	A1	out	Expected Output
0	x	x	x	0	0	0	False
1	x	x	x	0	0	1	True
x	0	x	x	1	0	0	False
x	1	x	x	1	0	1	True
x	x	0	x	0	1	0	False
x	x	1	x	0	1	1	True
x	x	x	0	1	1	0	False
x	x	x	1	1	1	1 1	True



Only the input whose address is encoded in the address bits is passed through to the output; all other inputs are undefined, with no effect on the steady state of the output trace.

1-Bit Full Adder

Ci	Α	В		sum	Co		Ex	pected	Output
0	0	0		0	0		0	0	
0	0	1		1	0		1	0	
0	1	0		1	0		1	0	
0	1	1		0	1		0	1	
1	0	0		1	0		1	0	
1	0	1		0	1		0	1	
1	1	0	ĺ	0	1	Ì	0	1	
1	1	1		1	1		1	1	



A single high input results in sum=1, carryout=0
Two high inputs result in sum=0, carryout=1
The single case of three inputs results in sum=1, carryout=1