# Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs

Qingcheng Xiao<sup>1</sup>, Yun Liang<sup>1</sup>, Liqiang Lu<sup>1</sup>, Shengen Yan<sup>2,3</sup> and Yu-Wing Tai<sup>3</sup>


<sup>1</sup>Center for Energy-efficient Computing and Applications, EECS, Peking University


<sup>2</sup>Department of Information Engineering, Chinese University of Hong Kong


<sup>3</sup>SenseTime Group Limited


{walkershaw,ericlyun,luliqiang}@pku.edu.cn, {yanshengen,yuwing}@gmail.com

# Background










Segmentation Detection ADAS


#### **Conventional Convolution**




- Techniques
  - Tiling
  - Parallelism in different dimensions
  - Memory access pattern optimization

$$Y[i][j][n] = \sum_{m=0}^{M-1} \sum_{u=0}^{K-1} \sum_{v=0}^{K-1} D[i * S + u][j * S + v][m] \times G[n][u][v][m]$$

# **Emerging convolution algorithms**




# Winogard Convolution




## **Architecture Design**

Fusion Architecture




## Why heterogeneous algorithms?

oparallelize the computation as much as possible, until either the computation resources or




#### Framework Overview




## **Architecture Design**

Line buffer design



# **Optimal Algorithm**

Problem definition



A strategy  $S = \{ C_i \mid 1 \le i \le N \}$ 

#### Input:


- an N-layer CNN
- Resource constraint R
- Transfer constraint T

#### Output:

The optimal strategy *S* that minimizes end-to-end latency


# **Optimal Algorithm**

Dynamic programming




Find a middle layer to split them into two groups


Branch-and-bound




### **Code Generator**



### **Code Generator**




Compute\_group<...>(input, output, K\_1, K\_2, K\_3){ #pragma HLS DATAFLOW padding (input, conv\_in\_1); conventional\_conv<...>(conv\_in\_1, conv\_out\_1, K\_1); padding<...>(conv\_out\_1, conv\_in\_2); winograd\_conv<...>(conv\_in\_2, conv\_out\_2, K\_2); pooling<...>(conv\_out\_2, pooling\_out); padding<...>(pooling\_out, conv\_in\_3); conventional\_conv<...>(conv\_in\_3, output, K\_3);




## Case Study of VGG

Xilinx Zynq ZC706



[1] M. Alwani, H. Chen, M. Ferdman, and P. Milder. Fused-layer cnn accelerators. In MICRO, 2016.

# Case Study of AlexNet



#### Conclusion

- Accelerating CNNs on FPGAs
- A framework that helps in exploring heterogeneous algorithms
- line-buffer-based architecture / dynamic programming algorithm / code generator

Thank you all! Any questions?