

Design Approach

March 29, 2026 2:41 PM

Define constraints:

- Total power limit $\leq 1\text{ mW}$ at $V_{DD} = 3.3\text{V}$
- Total current: $1\text{ mW}/3.3\text{V} = 303\mu\text{A}$
- Max branch current $\leq 200\mu\text{A}/\text{branch}$
 - ↳ To stay safe, allocate $80\text{--}90\mu\text{A}$ for each stage.

Stage 1 Design:

- Lets take this to be common source
 - ↳ Provides voltage gain and high input resistance required. ($>100\text{k}\Omega$)
- since gate draws no DC current,
 - ↳ R_{in} is determined by biasing resistors R_1, R_2 .
 - ↳ To meet requirement, $R_1 \parallel R_2 > 100\text{k}\Omega$
- Lets choose $V_{ov} = 0.2\text{V}$
 - ↳ Within range ($0.2\text{--}0.6$)
 - ↳ low $V_{ov} = \text{large } g_m \rightarrow \text{easier to hit GCB gain w/o exceeding power.}$
- Assume NMOS
- Given NMOS parameters:
 - ↳ $V_{th} = 0.63\text{V}$
 - ↳ $\mu_n C_{ox} = 100\mu\text{A}/\text{V}^2$
 - ↳ Target $I_{D1} = 90\mu\text{A}$
- Calculating W/L
$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{ov}^2$$
$$90\mu\text{A} = \frac{1}{2} (100\mu\text{A}/\text{V}^2) \left(\frac{W}{L}\right) (0.2\text{V})^2$$
$$\frac{W}{L} = \frac{90}{50 \cdot 0.04} = 45$$
- Calculate g_m :
$$g_m = \frac{2I_D}{V_{ov}} = \frac{2(90\mu\text{A})}{0.2\text{V}} = 900\mu\text{A}/\text{V} = 0.9\text{mS.}$$
- Determining W & L
 - Tech spec: $L \geq 0.28\mu\text{m}$
 - Design spec: $0.5\mu\text{m} \leq L \leq 5\mu\text{m}$
 - Lets choose $L = 1\mu\text{m}$. Choosing one too little increases $C_{LM}(A)$
Choosing max ($5\mu\text{m}$) introduces parasitic capacitance which kill 500kHz bandwidth.
- $\therefore 45 = \frac{W}{L} \begin{cases} W = 45\mu\text{m} \\ L = 1\mu\text{m} \end{cases}$
- Calculating Drain resistor

$$L \quad L = 1\mu\text{m}$$

- Calculating Drain resistor

↳ Let's choose a value that results in a high stage gain $\leq 40\text{dB}$

$$A_{V1} \approx -g_m \cdot R_D$$

↳ Let's say $\sim 20\text{V/V}$ gain (26dB)

$$20 = (0.9\text{mS}) \cdot R_D$$

$$R_D \approx 22.2\text{k}\Omega$$

- Biasing the Gate (V_G)

$$V_{GS} = V_{in} + V_{OV} = 0.63 + 0.2 = 0.83\text{V}$$

↳ Therefore R_1 & R_2 must create 0.83V from provided 3.3V .

- Calculating R_1, R_2

↳ We now have two equations

$$V_G = V_{DD} \cdot \left(\frac{R_2}{R_1 + R_2} \right) = 0.83\text{V}$$

$$R_{in} = R_1 \parallel R_2 = \frac{R_1 \cdot R_2}{R_1 + R_2} \gg 100\text{k}\Omega \rightarrow \text{for safety, assume } R_{in} = 150\text{k}\Omega$$

By the voltage ratio $\frac{0.83}{3.3} = 0.25$, we know $R_2 \approx \frac{1}{4} R_{\text{Total}}$

$$\text{Assume } R_1 = 600\text{k}\Omega$$

$$R_2 = 200\text{k}\Omega$$

Check:

$$3.3 \cdot \frac{200}{800} = 0.825\text{V} \text{ (Close enough to } 0.83\text{V)}$$

$$\frac{(600 \cdot 200)}{(600 + 200)} = 150\text{k}\Omega \text{ (satisfies } \gg 100\text{k}\Omega)$$

Stage 2 Design

- Let's take this to be common source again but this time coupling.

↳ The output of stage 1 is high DC; cannot be directly connected to gate of stage 2.

- To reach a total gain of 1000V/V (60dB), and assuming final output buffer has gain 0.9V/V , stage 2:

$$A_{V2} = \frac{1000}{20 \cdot 0.9} = 55\text{V/V}$$

- Assume NMOS again

↳ Use same I_D and V_{OV} for same reasons

- Calculating W/L , W & L

$$\frac{W}{L} = 45 \text{ (from previous step)}$$

$L = 2\mu\text{m} \rightarrow$ setting it to $2\mu\text{m}$ gives lesser CLM(x)

$$W = 2 \cdot 45 = 90\mu\text{m}$$

$$W = 2.45 = 90 \mu\text{m}$$

- Calculating gain

$$A_{v2} = -g_m (R_{D2} \parallel r_{o2})$$

↳ g_{m2} is also $900 \mu\text{A/V}$

$$r_{o2} = \frac{1}{\lambda \cdot I_{D0}}; \lambda = 0.04 \text{ (from guidelines)} \approx \frac{1}{0.04 \cdot 90 \mu\text{A}} = 277 \text{ k}\Omega$$

↳ If we target a gain of 50 V/V

$$50 = (900 \mu\text{A/V}) \times R_{\text{Total}}$$

$$R_{\text{Total}} = 55.5 \text{ k}\Omega$$

$$R_{\text{Total}} = R_{D2} \parallel r_{o2}; R_{D2} = 70 \text{ k}\Omega$$

Stage 3 Design

- We will use a common-drain stage which will act as a buffer.

- This is a solution to the load sensitivity requirement (gain reduction $\leq 10\%$) and the output swing requirement ($\geq 1.5 \text{ V}_{pp}$)

- Low output impedance ($R_{out} \approx 1/g_m$) to drive $10 \text{ k}\Omega$ load with minimal loss

- Use remainder of current budget.

↳ Say $120 \mu\text{A}$ for this stage

$$90 + 90 + 120 = 300 \mu\text{A}$$

$$300 \mu\text{A} \cdot 3.3 \text{ V} = 0.99 \text{ mW} \leq 1 \text{ mW (satisfied!)}$$

- Use $V_{ov} = 0.2 \text{ V}$ again. to maximize g_m

- Dimensions W/L :

$$\frac{W}{L} = \frac{2 \cdot I_D}{\mu_n C_{ox} \cdot V_{ov}^2} = \frac{2 \cdot 120}{100 \cdot (0.2)^2} = 60$$

$$L = 0.5 \mu\text{m} \text{ for bandwidth, } W = 30 \mu\text{m}$$

- Transconductance:

$$g_m = \frac{2 I_D}{V_{ov}} = \frac{240 \mu\text{A}}{0.2 \text{ V}} = 1.2 \text{ mS}$$

- R_{out} :

$$R_{out} \approx \frac{1}{g_{m3}} = \frac{1}{1.2 \text{ mS}} = 833 \Omega$$

- Gain with load:

$$A_{v3} = \frac{R_L}{R_L + (1/g_{m3})} = \frac{10,000}{10,000 + 833} = 0.923 \text{ V/V}$$

∴ There is a gain loss of $7.7\% \leq 10\%$ (satisfied!)