

**EXPERIMENT NO.4**  
**COMBINATIONAL CIRCUIT DESIGN USING K-MAPS**

**SUBMITTED TO:**

Dr. Ubaid Ullah Fayyaz

**SUBMITTED BY:**

Hammad Jafar

2022-EE-176

**UNIVERSITY OF ENGINEERING & TECHNOLOGY,  
LAHORE**

# Truth Table:

	a	a <sub>0</sub>	b	b <sub>0</sub>	Red	Green	Blue
0	0	0	0	0	1	0	1
1	0	0	0	1	1	1	0
2	0	0	1	0	1	1	0
3	0	0	1	1	1	1	1
4	0	1	0	0	0	1	1
5	0	1	0	1	1	0	1
6	0	1	1	0	1	1	0
7	0	1	1	1	1	1	0
8	1	0	0	0	0	1	1
9	1	0	0	1	0	1	1
10	1	0	1	0	1	0	1
11	1	0	1	1	1	1	0
12	1	1	0	0	0	1	1
13	1	1	0	1	0	1	1
14	1	1	1	0	0	1	1
15	1	1	1	1	1	0	1

K-maps:

Red:

$\frac{B_1 B_0}{A_1 A_0}$	00	01	11	10
00	1	1	1	1
01	0	1	1	1
11	0	0	1	0
10	0	0	1	1

SOP =

$$\bar{A}\bar{A}_0 + BB_0 + \bar{A}B_0 + \bar{A}B + \bar{A}_0B$$

Green:

$\frac{B_1 B_0}{A_1 A_0}$	00	01	11	10
00	0	1	1	1
01	1	0	1	1
11	1	1	0	1
10	1	1	1	0

$$\text{SOP} = (A \otimes B) + (A_0 \otimes B_0)$$


Blue:

$\frac{B_1 B_0}{A_1 A_0}$	00	01	11	10
00	1	0	0	0
01	1	1	0	0
11	1	1	1	1
10	1	1	0	1


$$\text{SOP: } A\bar{A}_0 + \bar{B}_1\bar{B}_0 + A_0\bar{B}_1 + A_1\bar{B}_0 + A_1\bar{B}_0$$



## Circuit Diagram:



## Circuit diagram using vivado:



## Delay in synthesis:

Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 1	∞	3	2	3	b[1]	green	6.780	5.174	1.606	∞	input port clock
Path 2	∞	3	2	3	b[1]	blue	6.749	5.143	1.606	∞	input port clock
Path 3	∞	3	2	3	b[1]	red	6.739	5.133	1.606	∞	input port clock

## Resource Utilization:

### 1. Slice Logic

-----

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	2	0	63400	<0.01
LUT as Logic	2	0	63400	<0.01
LUT as Memory	0	0	19000	0.00
Slice Registers	0	0	126800	0.00
Register as Flip Flop	0	0	126800	0.00
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

### 1. Slice Logic

-----

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	2	0	63400	<0.01
LUT as Logic	2	0	63400	<0.01
LUT as Memory	0	0	19000	0.00
Slice Registers	0	0	126800	0.00
Register as Flip Flop	0	0	126800	0.00
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

### 7. Primitives

-----

Ref Name	Used	Functional Category
IBUF	4	IO
OBUF	3	IO
LUT4	3	LUT

## System Verilog Code:

```
C: > Users > sa > Desktop > lab4_src1.sv
1  module lab4_src1(
2      input logic [1:0] a,b,
3      output logic red, green, blue
4  );
5      assign red=(~a[1]&~a[0])|(b[1]&b[0])|(~a[1]&b[0])|(~a[1]&b[1])|(~a[0]&b[1]);
6      assign green=(a[1]^b[1])|(a[0]^b[0]);
7      assign blue=(a[1]&a[0])|(~b[1]&~b[0])|((a[0]&~b[1])|((a[1]&~b[1])|((a[1]&b[1])&(~b[0])));
8
9  endmodule
```