EXPERIMENT NO.4 COMBINATIONAL CIRCUIT DESIGN USING K-MAPS

SUBMITTED TO:

Dr. Ubaid Ullah Fayyaz

SUBMITTED BY:

Hammad Jafar


2022-EE-176


UNIVERSITY OF ENGINEERING & TECHNOLOGY, LAHORE


Truth Table:

	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				Red	Green	Rlue
	a	00	b	bo		50	1
0	0	0	6	6	1	V.	0
1	0	0	0	7. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			0
2	0	0	1	0		The state of	0
. 3.	0	0	1				, i
4	0	11.4	0	0	0	6	
, ,	0	1	0	1			0
G	0	1	1	0			P - 1 / 2
7	0	To be	1				0
8	1	0	0	0	O	1	
9	1	0	O		0		
lo	1	0	1	O	· ·	U	
11	1	O	. 1		1 1		0
12_	1	1	0	0	0.	1	
13	1	1	0		0		A loss
ly	1	1	1	0	6		
15		1		1.	1	0	1
					430		


K-maps:








Circuit Diagram:



Circuit diagram using vivado:



Delay in synthesis:

Name	Slack /	N 1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
4 Path 1		00	3	2	3	b[1]	green	6.780	5.174	1.606	00	input port clock
4 Path 2		00	3	2	3	b[1]	blue	6.749	5.143	1.606	00	input port clock
Path 3		00	3	2	3	b[1]	red	6.739	5.133	1.606	00	input port clock

Resource Utilization:

1. Slice Logic

+		+		+		+		+		+
1	Site Type	1	Used	1	Fixed	1	Available	1	Util%	1
+		+		+		+		+		+
1	Slice LUTs*	1	2	1	0	1	63400	1	<0.01	1
1	LUT as Logic	1	2	1	0	1	63400	1	<0.01	1
Î	LUT as Memory	T	0	Î	0	Î	19000	1	0.00	Î
Ţ	Slice Registers	J	0	1	0	1	126800	1	0.00	I
1	Register as Flip Flop	1	0	1	0	1	126800	1	0.00	1
1	Register as Latch	1	0	1	0	1	126800	1	0.00	ı
1	F7 Muxes	1	0	1	0	1	31700	1	0.00	١
1	F8 Muxes	1	0	1	0	1	15850	1	0.00	1
+		-+		+		+		+		+

1. Slice Logic

1	Site Type	1	Used	1	Fixed	1	Available	1	Util%	1
1	Slice LUTs*	1	2	1	0	1	63400	1	<0.01	1
1	LUT as Logic	1	2	1	0	1	63400	1	<0.01	1
Î	LUT as Memory	ĩ	0	1	0	î	19000	ĩ	0.00	Ĩ
Ţ	Slice Registers	J	0	J	0	1	126800	1	0.00	I
I	Register as Flip Flop	1	0	1	0	1	126800	1	0.00	1
I	Register as Latch	1	0	1	0	1	126800	1	0.00	ı
1	F7 Muxes	1	0	1	0	1	31700	1	0.00	1
1	F8 Muxes	1	0	1	0	1	15850	1	0.00	1
+		4		+		+		-+		1

7. Primitives

1	Ref Name	1	Used	1	Functional Category	1
+-		+		+		-+
1	IBUF	1	4	1	10	1
1	OBUF	1	3	1	IO	1
1	LUT4	1	3	1	LUT	1

System Verilog Code: