Experiment # 3

Submitted To:

Dr. Ubiad Ullah Fayyaz


Submitted By:

Hammad Jafar


2022-EE-176

Digital System

Number of Inputs and outputs:



Circuit Diagram:



Q#1:

Truth Table:

а	b	С	a1	a2	a3	a4	a5	х	Υ
0	0	0	1	0	1	0	1	1	0
0	0	1	0	0	1	0	1	0	0
0	1	0	1	1	1	1	0	0	0
0	1	1	0	1	1	1	0	1	0
1	0	0	1	1	1	1	0	0	0
1	0	1	0	1	1	1	0	1	0
1	1	0	1	1	0	1	1	0	1
1	1	1	0	1	0	1	1	1	1

Q#2:

Name	Slack ^	1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 1	c	00	3	2	1	С	Х	8.773	5.130	3.643	00	input port clock
Path 2	c	00	3	2	2	b	у	8.327	5.335	2.992	00	input port clock

Q#3:

```
module source(
    output logic x,y,
    input logic a,b,c

);
    wire k,l,f,m,h;
    not k1(a1,c);
    or k2(a2,a,b);
    nand k3(a3,a,b);
    or k4(a4,a,b);
    xor k5(a5,f,m);
    xor k6(x,a1,a2);
    and k7(y,a2,a5);

endmodule
```

1. Slice Logic

1	Site Type	Ì	Used				Available			1
1	Slice LUTs*	1	1	1	0		63400	1	<0.01	1
1	LUT as Logic	1	1	1	0	1	63400	1	<0.01	1
1	LUT as Memory	1	0	1	0	1	19000	1	0.00	1
1	Slice Registers	1	0	1	0	1	126800	1	0.00	1
1	Register as Flip Flop	1	0	1	0	1	126800	1	0.00	1
1	Register as Latch	1	0	1	0	1	126800	1	0.00	1
1	F7 Muxes	Î	0	1	0	Î	31700	ï	0.00	Ï
J	F8 Muxes	1	0	J	0	J	15850	Ţ	0.00	I
+		-+		+		+		+		+

. IO and GT Specific

					Available	
Bonded IOB	L	5	0	L	210	

Primitives

Ref Name	1	Used	1	Functional Category
IBUF	1	3	1	IO
OBUF	1	2	1	IO
LUT3	1	1	1	LUT
LUT2	1	1	1	LUT