

Habib University



Dhanani School of Science and Engineering

CE/CS 321/330 Computer Architecture

Spring 2024

Final Lab Project

**5-Stage Pipelined Processor To Execute A Single Array Sorting
Algorithm**

Group Members

Bilal Ahmed (ba08018)

Hammad Malik (hm08298)

Ahtisham Uddin (au08429)

Contents

1	Introduction	3
2	Methodology	3
2.1	Task 1	3
2.1.1	Risc V Assembly Code for Bubble Sort	3
2.1.2	Bubble Sort Implementation	3
2.1.3	Result	4
2.2	Changes in Code	5
2.2.1	Instruction Memory	5
2.2.2	Data Memory Memory	5
2.2.3	Branching Unit	7
2.3	Task 2	7
2.3.1	Pipelined Processor	7
2.3.2	Result	8
2.4	Code Changes	9
2.4.1	IF/ID	9
2.4.2	ID/EX	9
2.4.3	EX/MEM	10
2.4.4	MEM/WB	11
2.4.5	Forwarding Unit	11
2.5	Task 3	12
2.5.1	Hazard Detection Circuitry	12
2.6	Results	12
2.7	Changes in Code	12
2.7.1	Hazard Detection Unit	12
2.7.2	Flush	13
2.7.3	Data Extractor	14
3	Comparison between Pipelined and non-Pipelined Single Cycle Processor	14
4	Challenges // Conclusion	14
5	Task Division	15
6	Github Repository	15

1 Introduction

The purpose of this project is to design a 5-stage pipelined processor to execute a single array sorting algorithm. We will be converting our single cycle processor to a pipelined one. The processor is designed in Verilog HDL and the sorting algorithm is written in RISC-V assembly language. The processor is first executed using single cycle processor, it is then implemented by adding in pipelining to the processor to increase efficiency in our processor. The report is divided according to each task that we had to implement according to the project rubrics.

2 Methodology

2.1 Task 1

2.1.1 Risc V Assembly Code for Bubble Sort

We implemented **"Bubble Sort"** sorting algorithm in RISC V assembly on the Venus simulator.

```
1 addi x18, x0, 0 #to track a[i] offset
2
3 add x8, x0, x0 # i iterator (starts at 0)
4 outerloop: beq x8, x11, outerexit #i < 10
5 add x29, x0, x8 # j iterator (set to i each outer loop)
6
7 add x19, x8, x0
8 add x19, x19, x19
9 add x19, x19, x19
10
11 innerloop: beq x29, x11, innerexit #j < 10
12
13 addi x29, x29, 1 # increment j by 1
14 addi x19, x19, 8 # increment j offset
15
16 lw x26, 0(x18) # load a[i] into register
17 lw x27, 0(x19) # load a[j] into register
18
19 blt x26, x27, bubblesort # if a[i] < a[j], dont restart loop but bubble sort
20
21 beq x0,x0, innerloop # unconditional loop
22
23 bubblesort:
24 add x5, x0, x26 # int temp = a[i]
25 sw x27, 0(x18) # a[i] = a[j]
26 sw x5, 0(x19) # a[j] = temp
27
28 beq x0, x0, innerloop # restart j
29 innerexit:
30
31 addi x8, x8, 1 #increment i
32 addi, x18, x18, 8 # increment i offset
33 beq x0, x0, outerloop
34 outerexit:
```

Listing 1: Selection Sort Assembly code

2.1.2 Bubble Sort Implementation

We made modifications to the lab 11 module where all modules were instantiated together to make a processor. We revised the ALU and instruction memory code, incorporating a branch unit code to facilitate branch operations. In the ALU code, we introduced functionality for the funct3 bit of bgt and blt, and expanded the 4-byte offset to an 8-byte offset to accommodate our 64-bit processor. Additionally, we initialized a list and sorted it using the instruction memory on the single-cycle processor. We made changes to Data Memory too, adding on the data to be sorted.

2.1.3 Result




Figure 1: Simulation Output




Figure 2: Sorted Array

2.2 Changes in Code

2.2.1 Instruction Memory

```
1 module Instruction_Memory
2 (
3 input [63:0] Inst_Address,
4 output reg [31:0] Instruction
5 );
6 reg [7:0] inst_mem [87:0];
7 initial
8 begin
9     {inst_mem[3], inst_mem[2], inst_mem[1], inst_mem[0]} = 32'h00000913;//1
10    {inst_mem[7], inst_mem[6], inst_mem[5], inst_mem[4]} = 32'h00000433;//2
11    {inst_mem[11], inst_mem[10], inst_mem[9], inst_mem[8]} = 32'h04b40863;//3
12    {inst_mem[15], inst_mem[14], inst_mem[13], inst_mem[12]} = 32'h00800eb3
13    ;//4
14    {inst_mem[19], inst_mem[18], inst_mem[17], inst_mem[16]} = 32'h000409b3
15    ;//5
16    {inst_mem[23], inst_mem[22], inst_mem[21], inst_mem[20]} = 32'h013989b3
17    ;//6
18    {inst_mem[27], inst_mem[26], inst_mem[25], inst_mem[24]} = 32'h013989b3
19    ;//7
20    {inst_mem[31], inst_mem[30], inst_mem[29], inst_mem[28]} = 32'h013989b3
21    ;//8
22    {inst_mem[35], inst_mem[34], inst_mem[33], inst_mem[32]} = 32'h02be8663
23    ;//9
24    {inst_mem[39], inst_mem[38], inst_mem[37], inst_mem[36]} = 32'h001e8e93
25    ;//10
26    {inst_mem[43], inst_mem[42], inst_mem[41], inst_mem[40]} = 32'h00898993
27    ;//11
28    {inst_mem[47], inst_mem[46], inst_mem[45], inst_mem[44]} = 32'h00093d03
29    ;//12
30    {inst_mem[51], inst_mem[50], inst_mem[49], inst_mem[48]} = 32'h0009bd83
31    ;//13
32    {inst_mem[55], inst_mem[54], inst_mem[53], inst_mem[52]} = 32'h01bd4463
33    ;//14
34    {inst_mem[59], inst_mem[58], inst_mem[57], inst_mem[56]} = 32'hfe0004e3
35    ;//15
36    {inst_mem[63], inst_mem[62], inst_mem[61], inst_mem[60]} = 32'h01a002b3
37    ;//16
38    {inst_mem[67], inst_mem[66], inst_mem[65], inst_mem[64]} = 32'h01b93023
39    ;//17
40    {inst_mem[71], inst_mem[70], inst_mem[69], inst_mem[68]} = 32'h0059b023
41    ;//18
42    {inst_mem[75], inst_mem[74], inst_mem[73], inst_mem[72]} = 32'hfc000ce3
43    ;//19
44    {inst_mem[79], inst_mem[78], inst_mem[77], inst_mem[76]} = 32'h00140413
45    ;//20
46    {inst_mem[83], inst_mem[82], inst_mem[81], inst_mem[80]} = 32'h00890913
47    ;//21
48    {inst_mem[87], inst_mem[86], inst_mem[85], inst_mem[84]} = 32'hfa000ae3
49    ;//22
50 end
51 always @(Inst_Address)
52 begin
53     Instruction[7:0] = inst_mem[Inst_Address+0];
54     Instruction[15:8] = inst_mem[Inst_Address+1];
55     Instruction[23:16] = inst_mem[Inst_Address+2];
56     Instruction[31:24] = inst_mem[Inst_Address+3];
57 end
58 endmodule
```

Listing 2: Design Module for Instruction Memory

2.2.2 Data Memory Memory

```

1 module Data_Memory
2 (
3 input [63:0] Mem_Addr,
4 input [63:0] Write_Data,
5 input clk, MemWrite, MemRead,
6 output reg [63:0] Read_Data,
7 output [63:0] element1,
8   output [63:0] element2,
9   output [63:0] element3,
10  output [63:0] element4,
11  output [63:0] element5,
12  output [63:0] element6,
13  output [63:0] element7,
14  output [63:0] element8
15 );
16 reg [7:0] DataMemory [255:0];
17 integer i;
18 initial
19 begin
20 for (i = 0; i < 256; i = i + 1) begin
21   DataMemory[i] = 0;
22 end
23   DataMemory[0] = 8'd188;
24   DataMemory[8] = 8'd22;
25   DataMemory[16] = 8'd33;
26   DataMemory[24] = 8'd24;
27   DataMemory[32] = 8'd115;
28   DataMemory[40] = 8'd63;
29   DataMemory[48] = 8'd74;
30   DataMemory[56] = 8'd33;
31 end
32
33 assign element1 = {DataMemory[7], DataMemory[6], DataMemory[5], DataMemory[4],
34   DataMemory[3], DataMemory[2], DataMemory[1], DataMemory[0]};
35 assign element2 = {DataMemory[15], DataMemory[14], DataMemory[13], DataMemory
36   [12], DataMemory[11], DataMemory[10], DataMemory[9], DataMemory[8]};
37 assign element3 = {DataMemory[23], DataMemory[22], DataMemory[21], DataMemory
38   [20], DataMemory[19], DataMemory[18], DataMemory[17], DataMemory[16]};
39 assign element4 = {DataMemory[31], DataMemory[30], DataMemory[29], DataMemory
40   [28], DataMemory[27], DataMemory[26], DataMemory[25], DataMemory[24]};
41 assign element5 = {DataMemory[39], DataMemory[38], DataMemory[37], DataMemory
42   [36], DataMemory[35], DataMemory[34], DataMemory[33], DataMemory[32]};
43 assign element6 = {DataMemory[47], DataMemory[46], DataMemory[45], DataMemory
44   [44], DataMemory[43], DataMemory[42], DataMemory[41], DataMemory[40]};
45 assign element7 = {DataMemory[55], DataMemory[54], DataMemory[53], DataMemory
46   [52], DataMemory[51], DataMemory[50], DataMemory[49], DataMemory[48]};
47 assign element8 = {DataMemory[63], DataMemory[62], DataMemory[61], DataMemory
48   [60], DataMemory[59], DataMemory[58], DataMemory[57], DataMemory[56]};
49
50 always @ (*)
51 begin
52 if (MemRead)
53 Read_Data =
54 {DataMemory[Mem_Addr+7], DataMemory[Mem_Addr+6], DataMemory[Mem_Addr+5], DataMemory
55   [Mem_Addr+4], DataMemory[Mem_Addr+3], DataMemory[Mem_Addr+2], DataMemory[
56   Mem_Addr+1], DataMemory[Mem_Addr]};
57 end
58
59 always @ (posedge clk)
60 begin
61 if (MemWrite)
62 begin
63 DataMemory[Mem_Addr] = Write_Data[7:0];
64 DataMemory[Mem_Addr+1] = Write_Data[15:8];
65 DataMemory[Mem_Addr+2] = Write_Data[23:16];
66 DataMemory[Mem_Addr+3] = Write_Data[31:24];
67 DataMemory[Mem_Addr+4] = Write_Data[39:32];

```

```

58 DataMemory[Mem_Addr+5] = Write_Data[47:40];
59 DataMemory[Mem_Addr+6] = Write_Data[55:48];
60 DataMemory[Mem_Addr+7] = Write_Data[63:56];
61 end
62 end
63 endmodule

```

Listing 3: Design Module for Data Memory

2.2.3 Branching Unit

```

1 module branching_unit
2 (
3     input [2:0] funct3,
4     input [63:0] readData1,
5     input [63:0] b,
6     output reg addermuxselect
7 );
8
9 initial
10 begin
11     addermuxselect = 1'b0;
12 end
13
14 always @(*)
15 begin
16     case (funct3)
17         3'b000:
18             begin
19                 if (readData1 == b)
20                     addermuxselect = 1'b1;
21                 else
22                     addermuxselect = 1'b0;
23             end
24         3'b100:
25             begin
26                 if (readData1 < b)
27                     addermuxselect = 1'b1;
28                 else
29                     addermuxselect = 1'b0;
30             end
31         3'b101:
32             begin
33                 if (readData1 > b)
34                     addermuxselect = 1'b1;
35                 else
36                     addermuxselect = 1'b0;
37             end
38         endcase
39     end
40 endmodule

```

Listing 4: Design Module for Branching Unit

2.3 Task 2

2.3.1 Pipelined Processor

A difficulty with implementation of single cycle processor is that the processor only executes one instruction at a time, and only after that instruction is finished is execution of the subsequent instruction begins, which is counter-productive. Given that the majority of the components in our processors would remain idle, it is immediately clear how wasteful this would be and how much processing power it would waste. This is why, in this section, we'll try to fix it by adding pipelining to our single-cycle processor.

Pipelining would allow us to execute numerous commands at once. An in-depth explanation of how this works will be provided in the following section, but for now, consider that one component will work on one portion of the instruction while the other will work on a different part at the same point,

thus increasing the efficiency of the whole program. We'll be incorporating a five-stage pipeline into our Risc-V processor, allowing it to handle five instructions at once. The five stages we implemented for the processor are as follows:

1. IF: Instruction Fetch
2. ID: Instruction Decode
3. EX: Execution or address calculation
4. MEM: Data Memory Access
5. WB: Write back

We will be introducing four new registers to implement the pipelining stage and to make our program more efficient. These registers are as follows:

1. IF/ID register: This register will be used to store the instruction fetched in the IF stage and will be used in the ID stage.
2. ID/EX register: This register will be used to store the instruction decoded in the ID stage and will be used in the EX stage.
3. EX/MEM register: This register stores the result of the execution stage.
4. MEM/WB register: This register stores the result of the memory access stage.

These four newly introduced pipeline registers help in the pipelining process. These registers allow the pipeline to handle multiple instructions simultaneously and keep track of the progress of each instruction as it moves through the pipeline. The use of these registers helps to improve the performance of the processor by enabling the processing of multiple instructions in parallel.

An ideal pipeline would be one which continuously moves forward and the instructions are only provided and moved forward. However, this is not the case with the pipeline taught to us. e of the PC, choosing between the incremented PC and the branch address from the MEM stage.

Along with the four intermediate pipeline registers, we will also add a control line and a forwarding unit. We extend these registered to store the control lines passed from one stage to another. These registers would be timed to the clock and would either send the stored contents for additional processing or be flushed on each positive edge.

2.3.2 Result



Figure 3: Simulation Output




Figure 4: Forwarding Output

2.4 Code Changes

2.4.1 IF/ID

```

1 module ifidreg(
2   input clk,
3   input reset,
4   input [63:0] pc_out,
5   input [31:0] instruction,
6   output reg [63:0] ifidpc_out,
7   output reg [31:0] ifidinst);
8
9   always @(posedge clk) begin
10     if (reset == 1'b1) begin
11       ifidpc_out = 0;
12       ifidinst = 0;
13     end
14     else begin
15       ifidpc_out = pc_out;
16       ifidinst = instruction;
17     end
18   end
19
20 endmodule

```

Listing 5: Design Module for IF/ID

2.4.2 ID/EX

```

1 module idexreg(
2   input clk,
3   input reset,
4   input [63:0] ifidpc_out, readdata1, readdata2, imm,
5   input [4:0] rs1, rs2, rd,
6   input [3:0] funct3,
7   input branch, memread, memtoreg, memwrite, regwrite, alusrc,
8   input [1:0] aluop,
9   output reg [63:0] idexpc_out, idexreaddata1, idexreaddata2, ideximm,
10  output reg [4:0] idexrs1, idexrs2, idexrd,
11  output reg [3:0] idexfunct3,
12  output reg idexbranch, idexmemread, idexmemtoreg, idexmemwrite, idexregwrite,
13  idexalusrc,
14  output reg [1:0] idexaluop
15  );
16
17  always @(posedge clk) begin
18    if (reset == 1'b1) begin
19      idexpc_out = 0;
20      idexreaddata1 = 0;
21      idexreaddata2 = 0;
22      ideximm = 0;
23      idexrs1 = 0;
24      idexrs2 = 0;
25      idexrd = 0;
26      idexfunct3 = 0;
27      idexbranch = 0;

```

```

27     idexmemread = 0;
28     idexmemtoreg = 0;
29     idexmemwrite = 0;
30     idexregwrite = 0;
31     idexalusrc = 0;
32     idexaluop = 0;
33     end
34     else begin
35         idexpc_out = ifidpc_out;
36         idexreaddata1 = readdata1;
37         idexreaddata2 = readdata2;
38         ideximm = imm;
39         idexrs1 = rs1;
40         idexrs2 = rs2;
41         idexrd = rd;
42         idexfunct3 = funct3;
43         idexbranch = branch;
44         idexmemread = memread;
45         idexmemtoreg = memtoreg;
46         idexmemwrite = memwrite;
47         idexregwrite = memwrite;
48         idexalusrc = alusrc;
49         idexaluop = aluop;
50     end
51 end
52 endmodule
53

```

Listing 6: Design Module for ID/EX

2.4.3 EX/MEM

```

1 module exmemreg(
2     input clk,reset,
3     input [63:0] adderout, //adder output
4     input [63:0] resultinalu, //64bit alu output
5     input zeroin, //64bit alu output
6     input [63:0] writedatain, //2 bit mux2by1 output
7     input [4:0] rdin, //IDEX output
8     input branchin,memreadin, memtoregin, memwritein, regwritein, //IDEX outputs
9     input addermuxselectin,
10    output reg [63:0] exmemadderout,
11    output reg exmemzero,
12    output reg [63:0] exmemresultoutalu,
13    output reg [63:0] exmemwritedataout,
14    output reg [4:0] exmemrd,
15    output reg exmembranch, exmemmemread, exmemmemtoreg, exmemmemwrite,
16    exmemregwrite,
17    output reg exmemaddermuxselect);
18
19 always @(posedge clk)
20     begin
21         if (reset == 1'b1)
22             begin
23                 exmemadderout = 64'b0;
24                 exmemzero = 1'b0;
25                 exmemresultoutalu = 63'b0;
26                 exmemwritedataout = 64'b0;
27                 exmemrd = 5'b0;
28                 exmembranch = 1'b0;
29                 exmemmemread = 1'b0;
30                 exmemmemtoreg = 1'b0;
31                 exmemmemwrite = 1'b0;
32                 exmemregwrite = 1'b0;
33                 exmemaddermuxselect = 1'b0;
34             end
35         else

```

```

35     begin
36         exmemadderout = adderout;
37         exmemzero = zeroin;
38         exmemresultoutalu = resultinalu;
39         exmemwritedataout = writedatain;
40         exmemrd = rdin;
41         exmembranch = branchin;
42         exmemmemread = memreadin;
43         exmemmemtoreg = memtoregin;
44         exmemmemwrite = memwritein;
45         exmemregwrite = regwritein;
46         exmemaddermuxselect = addermuxselectin;
47     end
48 end
49 endmodule

```

Listing 7: Design Module for EX/MEM

2.4.4 MEM/WB

```

1 module memwbreg(
2 input clk,reset,
3 input [63:0] read_data_in,
4 input [63:0] result_alu_in, //2 bit 2by1 mux input b
5 input [4:0] Rd_in, //EX MEM output
6 input memtoreg_in, regwrite_in, //ex mem output as mem wb inputs
7 output reg [63:0] readdata, //1bit
8 output reg [63:0] result_alu_out, //1bit
9 output reg [4:0] rd,
10 output reg Memtoreg, Regwrite
11 );
12
13 always @(posedge clk)
14 begin
15     if (reset == 1'b1)
16     begin
17         readdata = 63'b0;
18         result_alu_out = 63'b0;
19         rd = 5'b0;
20         Memtoreg = 1'b0;
21         Regwrite = 1'b0;
22     end
23     else
24     begin
25         readdata = read_data_in;
26         result_alu_out = result_alu_in;
27         rd = Rd_in;
28         Memtoreg = memtoreg_in;
29         Regwrite = regwrite_in;
30     end
31 end
32 end
33 endmodule

```

Listing 8: Design Module for MEM/WB

2.4.5 Forwarding Unit

```

1 module forwardingunit
2 (
3     input [4:0] RS_1, //ID/EX.RegisterRs1
4     input [4:0] RS_2, //ID/EX.RegisterRs2
5     input [4:0] rdMem, //EX/MEM.Register Rd
6     input [4:0] rdWb, //MEM/WB.RegisterRd
7
8     input regWrite_Wb, //MEM/WB.RegWrite

```

```

9     input regWrite_Mem, // EX/MEM.RegWrite
10    output reg [1:0] Forward_A,
11    output reg [1:0] Forward_B
12 );
13
14 always @(*)
15 begin
16     if ( (rdMem == RS_1) & (regWrite_Mem != 0 & rdMem !=0))
17     begin
18         Forward_A = 2'b10;
19     end
20     else
21     begin
22         // Not condition for MEM hazard
23         if ((rdWb== RS_1) & (regWrite_Wb != 0 & rdWb != 0) & ~((rdMem ==
24             RS_1) &(regWrite_Mem != 0 & rdMem !=0) ) )
25         begin
26             Forward_A = 2'b01;
27         end
28         else
29         begin
30             Forward_A = 2'b00;
31         end
32     end
33
34     if ( (rdMem == RS_2) & (regWrite_Mem != 0 & rdMem !=0) )
35     begin
36         Forward_B = 2'b10;
37     end
38     else
39     begin
40         // Not condition for MEM Hazard
41         if ( (rdWb == RS_2) & (regWrite_Wb != 0 & rdWb != 0) & ~((
42             regWrite_Mem != 0 & rdMem !=0 ) & (rdMem == RS_2) ) )
43         begin
44             Forward_B = 2'b01;
45         end
46         else
47         begin
48             Forward_B = 2'b00;
49         end
50     end
51 end
52 endmodule

```

Listing 9: Design Module for Forwarding Unit

2.5 Task 3

2.5.1 Hazard Detection Circuitry

Hazards such as data, structural, and control are dealt with within the code by implementing hazard detection circuitry and stalling the pipeline. These hazards mostly arise from dependencies in the code or if the data needs to be forwarded further at some point. For this, we tried to implement the hazard detection unit that controls when to stall the pipeline or forward the data by signaling the forwarding unit to stall or flush the pipeline.

2.6 Results

2.7 Changes in Code

2.7.1 Hazard Detection Unit

```

1 module hazard_detection_unit
2 (
3     input Memread,
4     input [31:0] inst,

```




Figure 5: Simulation Output




Figure 6: Sorted Array

```

5     input [4:0] Rd,
6     output reg stall
7 );
8
9     initial
10    begin
11        stall = 1'b0;
12    end
13
14    always @(*)
15    begin
16        if (Memread == 1'b1 && ((Rd == inst[19:15]) || (Rd == inst[24:20])))
17            stall = 1'b1;
18        else
19            stall = 1'b0;
20    end
21 endmodule

```

Listing 10: Design Module for Hazard Detection Unit

2.7.2 Flush

```

1 module pipeline_flush
2 (
3     input branch,
4     output reg flush
5 );
6
7     initial
8     begin
9         flush = 1'b0;
10    end
11
12    always @(*)
13    begin
14        if (branch == 1'b1)

```

```

15     flush = 1'b1;
16 else
17     flush = 1'b0;
18 end
19
20 endmodule

```

Listing 11: Design Module for Flush

2.7.3 Data Extractor

```

1 module data_extractor
2 (
3     input [31:0] instruction,
4     output reg [63:0] imm_data
5 );
6
7 always @(*)
8 begin
9     case (instruction[6:5])
10        2'b00:
11            begin
12                imm_data[11:0] = instruction[31:20];
13            end
14        2'b01:
15            begin
16                imm_data[11:0] = {instruction[31:25], instruction[11:7]};
17            end
18        2'b11:
19            begin
20                imm_data[11:0] = {instruction[31], instruction[7], instruction
21                    [30:25], instruction[11:8]};
22            end
23        endcase
24        imm_data = {{52{imm_data[11]}},{imm_data[11:0]}};
25    end
26 endmodule

```

Listing 12: Design Module for Data Extractor

3 Comparison between Pipelined and non-Pipelined Single Cycle Processor

The pipelined RISC-V processor requires 800 nanoseconds to finish executing the bubble sort algorithm, in contrast to the single-cycle processor, which completes the same task in 990 nanoseconds.

A non-pipelined processor executes each instruction in a sequential manner, meaning it completes one instruction completely before moving on to the next. This can lead to inefficiencies because there may be unused portions of the processor during the execution of an instruction. On the other hand, a pipelined processor breaks down the execution of each instruction into several stages and allows multiple instructions to be processed at the same time. As a result, there is no idle time for the processor, and instructions are executed more quickly.

In practical terms, if we have a pipelined processor and assume that each stage takes the same amount of time, we can calculate the clock cycle of our pipelined processor by dividing the unpipelined cycle time per instruction by the number of stages. For example, if the unpipelined cycle time is 5ns and there are 5 stages, the pipelined processor should have a clock cycle of 1ns. However, if we keep the clock cycle time at 5ns in the pipelined version, it means that each individual module takes 5ns to execute, so the unpipelined version would take 5 times longer, or 25ns, for each instruction.

4 Challenges // Conclusion

Building the processor was challenging. The primary goal of pipelining was to enhance the processor's efficiency, enabling the execution of multiple tasks simultaneously. We encountered numerous issues with

simulations and the integration of stalls at critical points, making it difficult to sustain the simulation throughout. Additionally, incorporating branch conditions proved challenging due to complexity and dependency issues, yet we managed to develop a pipelined processor that addressed the hazards. The project required extensive debugging of code and modules to identify and fix problems. Ultimately, our processor successfully sorted an unsorted array using the Bubble Sort algorithm. Despite various challenges, we overcame them and created a more efficient multi-cycle, pipelined processor compared to its single-cycle counterpart.

5 Task Division

The single-cycle processor was implemented by all the team members combined, while Ahtisham and Hammad incorporated the pipeline stages, hazard detection, and forward-ing unit to the non-pipelined processor. Each member performed their part of the project on time efficiently.

6 Github Repository

<https://github.com/bilalahmedss/CA-Project>