Habib University



Dhanani School of Science and Engineering

CE/CS 321/330 Computer Architecture

Final Lab Project

5-Stage Pipelined Processor To Execute A Single Array Sorting Algorithm

Group Members

Hammad Sajid (hs07606)

Muhammad Azeem Haider (mh06858)

Contents

Introduction		3
Task 1 - Sorting Algorithm on a Single Cycle Processor		3
		3
		5
		6
Changes to Single Cycle Processor		7
3.1 Changes to Control Unit		7
		9
3.3 Changes to ALU		10
3.4 Data Memory		11
Task 2 - Introducing Pipeline Stages		13
4.1 Stage 1 - Instruction Fetch (IF)		14
4.2 Stage 2 - Instruction Decode (ID)		15
		16
4.4 Stage 4 - Memory Access (MEM)		18
Task 3 - Circuitry to Detect Hazards		19
5.1 Forwarding Unit		19
•		21
Results		24
6.1 Comparison between Pipelined and non-Pipelined Single Cy	cle	
Processor		26
Final Comments		27
Github Repository		27
	Task 1 - Sorting Algorithm on a Single Cycle Processor 2.1 Selection Sort Assembly Code 2.2 Selection Sort Python Code 2.3 Selection Sort on Venus Simulator Changes to Single Cycle Processor 3.1 Changes to Control Unit 3.2 Changes to ALU Control Unit 3.3 Changes to ALU 3.4 Data Memory Task 2 - Introducing Pipeline Stages 4.1 Stage 1 - Instruction Fetch (IF) 4.2 Stage 2 - Instruction Decode (ID) 4.3 Stage 3 - Execution (EX) 4.4 Stage 4 - Memory Access (MEM) Task 3 - Circuitry to Detect Hazards 5.1 Forwarding Unit 5.2 Hazard Detection Unit Results 6.1 Comparison between Pipelined and non-Pipelined Single Cycles Processor Final Comments	Task 1 - Sorting Algorithm on a Single Cycle Processor 2.1 Selection Sort Assembly Code 2.2 Selection Sort Python Code 2.3 Selection Sort on Venus Simulator Changes to Single Cycle Processor 3.1 Changes to Control Unit 3.2 Changes to ALU Control Unit 3.3 Changes to ALU 3.4 Data Memory Task 2 - Introducing Pipeline Stages 4.1 Stage 1 - Instruction Fetch (IF) 4.2 Stage 2 - Instruction Decode (ID) 4.3 Stage 3 - Execution (EX) 4.4 Stage 4 - Memory Access (MEM) Task 3 - Circuitry to Detect Hazards 5.1 Forwarding Unit 5.2 Hazard Detection Unit Results 6.1 Comparison between Pipelined and non-Pipelined Single Cycle Processor Final Comments

1 Introduction

The purpose of this project is to design a 5-stage pipelined processor to execute a single array sorting algorithm. We will be converting our single cycle processor to a pipelined one. The processor is designed in Verilog HDL and the sorting algorithm is written in RISC-V assembly language. The processor is first executed using single cycle processor, it is then implemented by adding in pipelining to the processor to increase efficiency in our processor. The report is divided according to each task that we had to implement according to the project rubrics.

2 Task 1 - Sorting Algorithm on a Single Cycle Processor

2.1 Selection Sort Assembly Code

```
addi x11, x0, 6 #an arbitrary value to append in array
  addi x29, x0, 6 #initializing size of the array to be 6
  addi x30, x0, 0 #initializing offset to store values in
     array after one another
  addi x31, x0, 0 #initializing i = 0 to loop through array to
       enter values.
  addi x28, x0, 6 #temporary reg for checking length
7 #The code below is to intialize random values in the array
  Array:
10
      sw x11, 0x100(x30) #store values in array
      addi x31, x31, 1 #performs i = i + 1
      addi x30, x30, 4 #offset + 4 to jump to next memory
          address to store value
      addi x11, x11, -1 #subtracting 1 to add next value in
13
          array (6->5->4...)
      beq x28, x31, filled #if i = size of array, stop.
14
      beq x0, x0, Array
15
16
17 filled:
18
  #After the above code, the array is [6,5,4,3,2,1]
addi x30, x0, 0 #i = 0 (for i loop)
22 addi x31, x30, 0 \#j = 0
addi x29, x0, 0 #for offset calculation
  addi x11, x0, 6 #condition to check if i = size of array
26 #Code below is for 1st i loop
```

```
28 I_Loop:
29
      beq x11, x30, Sorted #if i = size of array, array has
30
          been sorted
      add x10, x29, x0 #assigning min_index = i
31
      addi x31, x30, 1 \#j = j + 1
32
      addi x28, x29, 4 #jump to next address
33
35 #Code below is for nested j loop
36 J_Loop:
      beq x31, x11, Swap
38
      lw x15, 0x100(x28) #load Array[j]
39
      lw x16, 0x100(x10) #load Array[min_index]
40
      blt x15, x16, If \#if \ Array[j] < Array[min_index]
41
42
      #The code below it to iterate through the jth loop
43
44
      return:
45
46
      addi x31, x31, 1 #perform j = j + 1
47
      addi x28, x28, 4 #jump to next address
48
      beq x0, x0, J_Loop #jump to nested j loop
49
50
      #The code below is to iterate through ith loop.
51
      jump_back:
53
54
      addi x30, x30, 1 #perform i = i + 1
55
      addi x28, x28, 4 #jump to next address
56
      beq x0, x0, I_Loop #jump to first i loop.
57
  #Code below is for min_index = j line.
59
60
61 If:
62
      addi x10, x28, 0 #assign min_index = j
63
      beq x0, x0, return #jump back to j loop
65
  #Code below is to perform swapping
66
67
68 Swap:
69
      lw x13, 0x100(x10) #load Array[min_index]
70
71
      lw x14, 0x100(x29) #load Array[i]
72
      sw x13, 0x100(x29) #Array[min_index] = Array[i]
73
      sw x14, 0x100(x10) #Array[i] = Array[min_index]
      addi x29, x29, 4 #add 4 in x29 so that it doesnot
74
          include sorted value
      beq x0, x0, jump_back
```

```
76 Sorted:
```

Listing 1: Selection Sort Assembly code

2.2 Selection Sort Python Code

```
def selectionSort(array, size):

for ind in range(size):
    min_index = ind

for j in range(ind + 1, size):
    # select the minimum element in every iteration
    if array[j] < array[min_index]:
        min_index = j
    # swapping the elements to sort the array
    (array[ind], array[min_index]) = (array[min_index],
        array[ind])</pre>
```

Listing 2: Selection Sort Python Code (Taken from GeeksforGeeks)

2.3 Selection Sort on Venus Simulator

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	01	00	00	00
0x00000110	02	00	00	00
0x0000010c	03	00	00	00
0x00000108	04	00	00	00
0x00000104	05	00	00	00
0x00000100	06	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 1: Image of Memory before Sorting

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	06	00	00	00
0x00000110	05	00	00	00
0x0000010c	04	00	00	00
0x00000108	03	00	00	00
0x00000104	02	00	00	00
0x00000100	01	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 2: Image of Memory after Sorting

3 Changes to Single Cycle Processor

3.1 Changes to Control Unit

```
module Control_Unit

input [6:0] Opcode,

output reg Branch, MemRead, MemtoReg, MemWrite, ALUSrc,
RegWrite,
output reg [1:0] ALUOp

always @ (Opcode)
begin
case (Opcode)
```

```
7'b0110011: //R type (51)
                    begin
12
                         Branch = 0;
13
                         MemRead = 0;
14
                         MemtoReg = 0;
                         MemWrite = 0;
16
                         ALUSrc = 0;
17
                         RegWrite = 1;
18
                         ALUOp = 2'b10;
19
                    end
20
                7'b0000011: //ld (3)
21
22
                    begin
                         Branch = 0;
23
                         MemRead = 1;
24
                         MemtoReg = 1;
25
                         MemWrite = 0;
26
                         ALUSrc = 1;
27
                         RegWrite = 1;
28
                         ALUOp = 2'b00;
29
                    end
30
                7'b0010011: //addi (19)
31
                    begin
                         Branch = 0;
33
                         MemRead = 0;
34
                         MemtoReg = 0;
35
                         MemWrite = 0;
36
                         ALUSrc = 1;
37
                         RegWrite = 1;
38
                         ALUOp = 2'b00;
39
                    end
40
41
42
                7'b0100011: // I type SD
                                             (35)
                    begin
43
                         Branch = 0;
44
                         MemRead = 0;
45
                         MemtoReg = 1'bx;
46
                         MemWrite = 1;
47
                         ALUSrc = 1;
48
                         RegWrite = 0;
49
                         ALUOp = 2'b00;
50
                    end
51
                7'b1100011://SB type blt and beq 99
                    begin
53
                         Branch = 1;
54
55
                         MemRead = 0;
56
                         MemtoReg = 1'bx;
57
                         MemWrite = 0;
                         ALUSrc = 0;
58
                         RegWrite = 0;
59
                         ALUOp = 2'b01;
60
```

```
end
61
                default:
62
                   begin
63
                    ALUSrc
                               = 1'b0;
64
                    MemtoReg = 1'b0;
                    RegWrite = 1'b0;
66
                    MemRead = 1'b0;
67
                    MemWrite = 1'b0;
68
                              = 1'b0;
                    Branch
69
                               = 2'b00;
                    ALUOp
                   end
71
           endcase
       end
73
74 endmodule
```

Listing 3: Changes to Control Unit

The input signals to the control unit, which are the OpCode bits 6:0, are used to set the seven control signals. Given that both instructions require jumping to a specific memory address without any reading or writing, the OpCode for beq and blt is the same, as are their signals.

3.2 Changes to ALU Control Unit

```
module ALU_Control
  (
2
      input [1:0] ALUOp,
3
       input [3:0] Funct,
       output reg [3:0] Operation
6);
       always @(*)
      begin
9
           case(ALUOp)
10
      2'b00:
11
           begin
12
           Operation = 4'b0010;
13
           end
14
           2'b01:
                                               // branch type
               instructions
               begin
16
               case(Funct[2:0])
17
               3'b000:
                                            // beq
18
19
                    Operation = 4'b0110; // subtract
20
                    end
21
               3'b100:
                                           // blt
22
23
                    Operation = 4'b0100; // less than operation
24
                    end
```

```
endcase
                 end
27
28
29
            2'b10:
            begin
31
                 case (Funct)
                 4'b0000:
                      begin
                      Operation = 4'b0010;
35
                      end
                      4'b1000:
37
                      begin
38
                      Operation = 4'b0110;
39
                      end
40
                      4'b0111:
41
                      begin
42
                      Operation = 4'b0000;
43
                      end
44
                      4'b0110:
45
                      begin
46
                      Operation = 4'b0001;
47
                      end
48
                 endcase
            end
            endcase
51
       end
  endmodule
```

Listing 4: Changes to ALU Control Unit

ALU Control, which creates the 4-bit ALU Control input, has been modified. The Func Field [1-bit from funct7 field (bit 30) plus 3-bits from funct3 field (bits 14:12)] and a 2-bit control field known as ALUOp are inputs to the control unit. The output is a 4-bit signal that, depending on Func and the ALUOp field, selects one of the six operations to be executed in our example, directly controlling the ALU. According to ALUOp, the operation that has to be carried out will either be add (00) for loads and stores or will be determined by the operation that is encoded in the funct7 and funct3 fields (10, 01). When ALUOp was "01," that is, when there was a branch type instruction, we added an additional case structure.

3.3 Changes to ALU

```
module ALU_64_bit

input [63:0]a, b,
input [3:0] ALU0p,
```

```
output reg [63:0] Result,
6
           output ZERO
      );
9
       localparam [3:0]
10
       AND = 4'b0000,
       OR = 4'b0001,
       ADD = 4'b0010,
13
       Sub = 4'b0110,
14
      NOR = 4'b1100,
       Less = 4'b0100;
17
       assign ZERO = (Result == 0);
18
19
       always @ (ALUOp, a, b)
20
       begin
21
           case (ALUOp)
22
               AND: Result = a & b;
23
               OR: Result = a | b;
24
               ADD: Result = a + b;
25
               Sub: Result = a - b;
26
               NOR: Result = ~(a | b);
27
               Less: Result = (a < b) ? 0 : 1;
                                                      //less than
28
                    operation
29
               default: Result = 0;
30
           endcase
31
       end
33
  endmodule
```

Listing 5: Changes to ALU 64 bit

If first value is less than second value, Result is set to '0'. Similar to the beq instruction, '0' would be assigned to Zero if Result ==0. This eliminates the need for extra hardware modifications to check for additional branch type instructions. In accordance with our hardware structure, where a selection line of mux is Branch & Zero, the PC is unconditionally replaced with PC + 4 when the Branch control signal is 0, and the branch target is replaced with the PC if the Zero output of the ALU is high (when a b or a b = 0)

3.4 Data Memory

```
module Data_Memory

(
input [63:0] Mem_Addr,
input [63:0] Write_Data,
input clk, MemWrite, MemRead,
output reg [63:0] Read_Data
```

```
7,
      output [63:0] element1,
      output [63:0] element2,
9
      output [63:0] element3,
10
11
      output [63:0] element4,
      output [63:0] element5,
12
      output [63:0] element6
13
14 );
      reg [7:0] DataMemory [1233:0];
16
17
           assign element1 = DataMemory[256];
18
           assign element2 = DataMemory[264];
19
           assign element3 = DataMemory[272];
20
           assign element4 = DataMemory[280];
21
           assign element5 = DataMemory[288];
22
           assign element6 = DataMemory[296];
23
           integer i;
24
25
      initial
26
      begin
27
           for (i = 0; i < 1233; i = i + 1)
28
           begin
29
           DataMemory[i] = 8'd0;
           end
31
           end
32
34
      always @ (posedge clk)
35
      begin
36
           if (MemWrite)
37
          begin
               DataMemory[Mem_Addr] = Write_Data[7:0];
39
               DataMemory[Mem_Addr+1] = Write_Data[15:8];
40
               DataMemory[Mem_Addr+2] = Write_Data[23:16];
41
               DataMemory[Mem_Addr+3] = Write_Data[31:24];
42
               DataMemory[Mem_Addr+4] = Write_Data[39:32];
43
               DataMemory[Mem_Addr+5] = Write_Data[47:40];
44
               DataMemory[Mem_Addr+6] = Write_Data[55:48];
45
               DataMemory[Mem_Addr+7] = Write_Data[63:56];
46
           end
47
      end
48
49
      always @ (*)
51
      begin
52
           if (MemRead)
53
               Read_Data = {DataMemory[Mem_Addr+7], DataMemory[
                   Mem_Addr+6], DataMemory [Mem_Addr+5], DataMemory
                   [Mem_Addr+4], DataMemory[Mem_Addr+3],
                   DataMemory [Mem_Addr+2], DataMemory [Mem_Addr
```

```
+1],DataMemory[Mem_Addr]};
end
endmodule
```

Listing 6: Changes to Data Memory

4 Task 2 - Introducing Pipeline Stages

A difficulty with implementation of single cycle processor is that the processor only executes one instruction at a time, and only after that instruction is finished is execution of the subsequent instruction begins, which is counter-productive. Given that the majority of the components in our processors would remain idle, it is immediately clear how wasteful this would be and how much processing power it would waste. This is why, in this section, we'll try to fix it by adding pipelining to our single-cycle processor.

Pipelining would allow us to execute numerous commands at once. An indepth explanation of how this works will be provided in the following section, but for now, consider that one component will work on one portion of the instruction while the other will work on a different part at the same point, thus increasing the efficiency of the whole program. We'll be incorporating a five-stage pipeline into our Risc-V processor, allowing it to handle five instructions at once. The five stages we implemented for the processor are as follows:

1. IF: Instruction Fetch

2. ID: Instruction Decode

3. EX: Execution or address calculation

4. MEM: Data Memory Access

5. WB: Write back

We will be introducing four new registers to implement the pipelining stage and to make our program more efficient. These registers are as follows:

- 1. IF/ID register: This register will be used to store the instruction fetched in the IF stage and will be used in the ID stage.
- 2. ID/EX register: This register will be used to store the instruction decoded in the ID stage and will be used in the EX stage.
- 3. EX/MEM register: This register stores the result of the execution stage.
- 4. MEM/WB register: This register stores the result of the memory access stage.

These four newly introduced pipeline registers help in the pipelining process. These registers allow the pipeline to handle multiple instructions simultaneously and keep track of the progress of each instruction as it moves through the pipeline. The use of these registers helps to improve the performance of the processor by enabling the processing of multiple instructions in parallel.

An ideal pipeline would be one which continuously moves forward and the instructions are only provided and moved forward. However, this is not the case with the pipeline taught to us. e of the PC, choosing between the incremented PC and the branch address from the MEM stage.

Along with the four intermediate pipeline registers, we will also add a control line and a forwarding unit. We extend these registered to store the control lines passed from one stage to another. These registers would be timed to the clock and would either send the stored contents for additional processing or be flushed on each positive edge.

Let us now look at the changes made to the single cycle processor to implement the pipelining. In order to explain the changes made, we will be explaining each pipelining stage separately and the significance of the said stage.

4.1 Stage 1 - Instruction Fetch (IF)

Our processor's instruction fetch (IF) step is its initial operation. This stage, as its name implies, is responsible for reading the instruction from memory. To do this, it first determines the address of the instruction to be read through the PC counter, then reads the instruction from the Instruction memory module and sends it to the next stage through the IF/ID register. This also addresses the jump address if it is a problem.

The following is the module used in the stage.

```
module IF_ID(
      input clk,
      input reset,
3
      input [31:0] instruction,
      input [63:0] PC_Out,
      input IF_write,
      output reg [31:0] IF_ID_instruction,
      output reg [63:0] IF_ID_PCOut
      );
10
      always @(posedge clk or reset)
          begin
               if (reset == 1'b1)
13
                   begin
                       IF_ID_instruction = 0;
                       IF_ID_PCOut = 0;
                   end
               else if (clk==1 || IF_write == 1)
18
                   begin
19
                       IF_ID_instruction = instruction;
```

```
IF_ID_PCOut = PC_Out;
end
end
end
endmodule
```

Listing 7: IF/ID Register

Before sending everything to the IF/ID register, which on the subsequent clock cycle would transfer the contents to the next step, the following connections are made. The intermediate connections between the Instruction Fetch stage and the Instruction decode stage are made by the outputs from this register.

4.2 Stage 2 - Instruction Decode (ID)

Our pipeline's second step is responsible for decoding the instruction, reading from registers, and writing to registers. Therefore, it begins by having the IF stage fetch the instruction. Once the 32-bit instruction has been decoded and its opcode, rd, rs1, and rs2 have been determined, it is then passed on to the instruction parser and the data extractor module. The RegisterFile then reads the contents of the registers or writes back to them (Note that writing back requires signals from the MEM/WEB register, indicating that it is a right-to-left operation, but it doesn't interrupt programme flow).

```
module ID_EX(
      input clk,
      input reset,
      input branch,
      input MemRead,
      input MemtoReg,
      input MemWrite,
      input ALUsrc,
      input RegWrite,
      input [1:0] ALU_Op,
      input [63:0] readdata1,
11
      input [63:0] readdata2,
13
      input [63:0] immediate,
      input [63:0] pc_out,
14
      input [4:0] rs1,
      input [4:0] rs2,
      input [4:0] rd
      input[3:0] func,
18
      output reg branch_out, MemRead_out, MemtoReg_out,
19
          MemWrite_out, ALUsrc_out, RegWrite_out,
      output reg [1:0] AlU_Op_out,
20
      output reg [63:0] readdata1_out, readdata2_out,
21
          immediate_out,pc_out_out,
      output reg [4:0] rs1_out, rs2_out, rd_out,
      output reg [3:0] func_out
23
      );
```

```
25
           always @(*)
26
           begin
27
                if (reset == 1 'b1)
                begin
30
                    branch_out = 0;
31
                    MemRead_out=0;
                    MemtoReg_out=0;
                    MemWrite_out=0;
34
                    ALUsrc_out=0;
                     AlU_Op_out=0;
36
                    RegWrite_out=0;
37
                    readdata1_out=0;
38
                    readdata2_out=0;
39
                    immediate_out=0;
40
                    pc_out_out=0;
41
                    rs1_out= 0;
42
43
                    rs2_out=0;
                    rd_out=0;
44
                    func_out=0;
45
46
                end
47
       else if (clk==1)
       begin
49
           MemRead_out=MemRead;
50
           MemtoReg_out=MemtoReg;
           MemWrite_out=MemWrite;
           ALUsrc_out=ALUsrc;
53
           AlU_Op_out = ALU_Op;
54
           RegWrite_out=RegWrite;
55
           readdata1_out=readdata1;
57
           readdata2_out=readdata2;
           immediate_out=immediate;
58
           pc_out_out=pc_out;
59
           rs1_out= rs1;
60
           rs2_out=rs2;
61
           rd_out=rd;
62
           func_out=func;
63
       end
65
66 endmodule
```

Listing 8: ID/EX Register

4.3 Stage 3 - Execution (EX)

The third stage of our pipeline is the execution stage. This stage is responsible for performing the following two main tasks.

- 1. If the instruction is a branch instruction, the adder determines the offset value that must be added in order to determine the address of the subsequent location.
- 2. The ALU resides here, so all the operations are executed here.

The value that is to be sent to the registers is controlled by the two MUX after we obtained the ALUop from the Instruction Decode register, which is the control line for the ALU. We now shift our focus as to what exactly is the Execution stage carrying out.

```
module EX_MEM(
      input clk, reset,
      input [4:0] rd,
      input [63:0] write_data,
      //input branch_MUX,
      input [63:0] ALU_result, PC_out,
6
      input zero, branch, MemRead, MemWrite, RegWrite,
          MemtoReg,
      output reg [4:0] rd_out,
      output reg [63:0] write_data_out,
9
      output reg [63:0] ALU_result_out,
      output reg zero_out, branch_out, MemRead_out,
          MemWrite_out, RegWrite_out, MemtoReg_out,
      output reg [63:0] PC_out_out,
      output reg branch_MUX_out
13
14
      always @(posedge clk ,posedge reset)
16
           begin
               if (reset == 1)
18
                   begin
19
                        PC_out_out=0;
20
                        rd_out = 0;
21
                        branch_out=0;
22
                        MemRead_out=0;
23
                        MemWrite_out=0;
                        RegWrite_out=0;
25
                        MemtoReg_out=0;
26
                        write_data_out=0;
27
                        ALU_result_out = 0;
28
                        branch_MUX_out=0;
29
                        zero_out=0;
                   end
31
           else if (clk==1)
           begin
34
               PC_out_out=PC_out;
35
               rd_out=rd ;
36
               write_data_out=write_data;
```

```
MemRead_out=MemRead;
38
               MemWrite_out=MemWrite;
39
               RegWrite_out= RegWrite ;
40
               MemtoReg_out=MemtoReg ;
41
               ALU_result_out=ALU_result
               branch_MUX_out=ALU_result ;
43
               zero_out= zero;
44
               branch_out=branch;
45
           end
46
       end
47
  endmodule
```

Listing 9: EX/MEM Register

4.4 Stage 4 - Memory Access (MEM)

The single module at this step is Data Memory, but it also serves as a register for sending back signals, so it checks to see if MemRead or MemWrite is high before carrying out the operation and setting the control lines to write data to or retrieve data from the memory. In order to handle data dangers, this also sends the register contents back to the Execution step for calculations. When the MemWrite signal is high, this register's primary function is to write data to the memory; when the MemRead signal is high, it reads data from the memory into the specified register. As a result, the MEM/WB transmits the register contents as well as additional control signals to the pipeline's final stage. The following stage is implemented into pipelining as follows;

```
module MEM_WB(
      input clk,
      input reset,
      input reg_write,
      input memtoreg,
      input [4:0] rd,
6
      input [63:0] ALU_result,
      input [63:0] read_data,
      output reg reg_write_out,
      output reg mem_to_reg_out,
      output reg [4:0] rd_out,
      output reg [63:0] ALU_result_out,
      output reg [63:0] read_data_out
13
      );
14
      always @(posedge clk or reset)
           begin
17
               if (reset == 1'b1)
18
                   begin
19
                        rd_out = 0;
20
                        ALU_result_out = 0;
21
                        read_data_out = 0;
```

```
reg_write_out= 0;
                        mem_to_reg_out= 0;
                    end
25
               else if (clk)
26
                    begin
27
                        rd_out = rd;
28
                        ALU_result_out = ALU_result;
                        read_data_out = read_data;
30
                        reg_write_out= reg_write;
31
                        mem_to_reg_out= memtoreg;
                    end
           end
  endmodule
```

Listing 10: MEM/WB Register

5 Task 3 - Circuitry to Detect Hazards

5.1 Forwarding Unit

Let us say we have to run an arbitrary set of instructions on the pipelined version of the processor.

```
add x1, x2, x3
add x4, x1, x2
```

Listing 11: Arbitrary Set of instructions

Our processor would now execute the first instruction without issue, but let's try to analyse the second instruction. The second instruction would be in the Instruction decoding stage when the first instruction would be in the execution stage, and as we have seen, this stage is also responsible for reading the values of the register. Therefore, when reading the values stored in the register, the value in x1 for the second instruction should be the sum of the values in x2 and x3.

We refer to this as a data risk. We have methods like forwarding and stalling to get around this. The latter of the two is the more effective, and that is precisely what we use in our processor. In order to avoid waiting for the value to be loaded into the register before reading from it, forwarding delivers the value immediately after it has been calculated in the execution stage and is required in the ID stage.

A forwarding unit has been implemented in order to take care of hazards such as these. The following is the implementation of a forwarding unit in RISC-V.

```
module Forwarding_Unit(
input [4:0] ID_EX_Rs1,
input [4:0] ID_EX_Rs2,
input [4:0] EX_MEM_Rd,
```

```
input EX_MEM_RegWrite,
5
      input [4:0] MEM_WB_Rd,
6
      input MEM_WB_RegWrite,
      output reg [1:0] Forward_A,
      output reg [1:0] Forward_B
10
           always @(*)
               begin
13
               if (EX_MEM_RegWrite == 1 && EX_MEM_Rd ==
                   ID_EX_Rs1 && EX_MEM_Rd != 0)
               begin
15
                   Forward_A = 2'b10;
16
               end
17
           else if (MEM_WB_Rd == ID_EX_Rs1 && MEM_WB_RegWrite
18
              == 1 && MEM_WB_Rd != 0 &&
                    !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 &&
19
                       EX_MEM_Rd == ID_EX_Rs1))
               begin
20
                   Forward_A = 2'b01; //01
21
               end
22
           else
23
24
               begin
                   Forward_A = 2'b00; //00
26
               end
27
28
           //FORWARD B LOGIC
29
           if (EX_MEM_RegWrite == 1 && EX_MEM_Rd == ID_EX_Rs2
30
              && EX_MEM_Rd != 0)
               begin
31
                   Forward_B = 2'b10;
                                          //10
32
               end
           else if (MEM_WB_Rd == ID_EX_Rs2 && MEM_WB_RegWrite
34
               == 1 && MEM_WB_Rd != 0 &&
                    !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 &&
                       EX_MEM_Rd == ID_EX_Rs2))
               begin
                   Forward_B = 2'b01; //01
37
               end
38
           else
39
               begin
40
                   Forward_B = 2'b00;
                                         //00
41
42
               end
           end
44 endmodule
```

Listing 12: Forwarding Unit

Three scenarios should be taken into account for forwarding. The first one is EX Hazard, which sends the output of the preceding instruction to either of

the ALU's inputs. The multiplexor will select the value from register EX/MEM if the previous instruction was intended to write to the register file and the write register number was equal to the read register number of ALU inputs A or B. As was noted before, in the event of data hazard, the result is occasionally required directly from the MEM stage since, on occasion, the result is saved many times in a single register. As a result, to obtain the most current one, we take it directly from the MEM stage.

The forwarding logic for forwardA and forwardB is carried out according to the following table of conditions.

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = O1	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

```
module Four_MUX(
      input [63:0] a, b, c, d,
      input [1:0] sel,
      output reg [63:0] mux_result
      );
6
      always @(*)
           begin
             if (sel == 2 'b00)
9
               mux_result=a;
             else if (sel ==2'b01)
12
               mux_result=b;
             else if (sel==2'b10)
13
               mux_result=c;
14
             else if (sel == 2 'b11)
               mux_result=d;
16
      end
  endmodule
```

Listing 13: Four MUX

5.2 Hazard Detection Unit

Hazard detection unit is an essential component of pipelined processors that helps to detect and resolve hazards that can occur due to the pipelining of instructions. It enables the processor to handle instruction dependencies and avoid pipeline stalls or data hazards, thereby improving the performance of the

processor. The hazard detection unit is implemented in the following way in our processor.

```
module Hazard_detection_Unit(
       input [4:0] if_id_rs1,
       input [4:0] if_id_rs2,
       input [4:0] id_ex_rd,
       input MemRead,
       output reg muxcontrolbit,
       output reg PC_Write,
       output reg If_id_write
      );
9
       always @(*)
      begin
              ((if_id_rs2==id_ex_rd || if_id_rs1==id_ex_rd) &&
           if
13
                MemRead == 1)
           begin
14
               muxcontrolbit=0;
                    PC_Write=0;
16
               If_id_write=0;
           end
19
           else
20
           begin
21
               muxcontrolbit=1;
               PC_Write=1;
23
               If_id_write=1;
24
           end
25
26
       end
27
28
  endmodule
```

Listing 14: Hazard Detection Unit

The hazard detection unit takes in input signals if_id_rs1, if_id_rs2, id_ex_rd, and MemRead, and outputs three signals muxcontrolbit, PC_Write, and If_id_write.

The inputs if_id_rs1 and if_id_rs2 represent the two source registers of the instruction that was fetched in the previous cycle. The input id_ex_rd represents the destination register of the instruction that was decoded in the previous cycle. The input MemRead is a control signal that indicates whether the current instruction is a load instruction that reads data from memory.

The hazard detection unit checks if any of the source registers of the current instruction match the destination register of the previous instruction, and whether the previous instruction was a load instruction that reads data from memory. If both conditions are true, then there is a data hazard, and the hazard detection unit sets the output signals accordingly. The muxcontrolbit output signal is set to 0, indicating that the multiplexer that selects the input to the register file should choose the result from the MEM/WB pipeline stage instead

of the EX/MEM pipeline stage. The PC_Write and If_id_write signals are set to 0, indicating that the current instruction should not update the program counter and the IF/ID pipeline register.

If there is no data hazard, then the hazard detection unit sets the output signals to 1, indicating that the current instruction can proceed without any stall or data forwarding. The muxcontrolbit output signal is set to 1, indicating that the multiplexer should select the result from the EX/MEM pipeline stage. The PC_Write and If_id_write signals are set to 1, indicating that the current instruction should update the program counter and the IF/ID pipeline register.

```
module Hazard_detection_MUX(
      input sel,
      input branch,
      input MemRead
      input MemtoReg,
      input MemWrite,
      input ALUsrc,
      input RegWrite,
      input [1:0] ALU_Op,
9
      output reg branch_eq_hazard,
      output reg MemRead_hazard,
      output reg MemtoReg_hazard,
      output reg MemWrite_hazard,
13
      output reg ALUsrc_hazard,
14
      output reg RegWrite_hazard
      output reg [1:0] ALU_Op_hazard
16
      );
18
      always @ (*)
19
      begin
20
           if (sel == 0)
21
           begin
22
               branch_eq_hazard=0;
23
               MemRead_hazard=0;
24
               MemtoReg_hazard=0;
               MemWrite_hazard=0;
26
               ALUsrc_hazard=0;
27
               RegWrite_hazard=0;
28
               ALU_Op_hazard=0;
29
30
           end
           if (sel == 1)
31
           begin
               branch_eq_hazard=branch;
33
               MemRead_hazard=MemRead;
               MemtoReg_hazard=MemtoReg;
               MemWrite_hazard=MemWrite;
36
               ALUsrc_hazard=ALUsrc;
37
               RegWrite_hazard=RegWrite;
               ALU_Op_hazard=ALU_Op;
39
               end
```

```
41
42 end
43 endmodule
```

Listing 15: Hazard Detection MUX

The multiplexer selects between two sets of input signals based on the value of the sel input. The output signals branch_eq_hazard, MemRead_hazard, MemtoReg_hazard, MemWrite_hazard, ALUsrc_hazard, RegWrite_hazard, and ALU_Op_hazard are set based on the selected input signals.

The input signals to the hazard detection unit are branch, MemRead, MemtoReg, MemWrite, ALUsrc, RegWrite, and ALU_Op. These signals represent various control signals that determine how an instruction should be executed.

The first set of input signals is selected when the sel input is 0. In this case, all the output signals are set to 0, indicating that there is no hazard. This is the default state of the hazard detection unit.

The second set of input signals is selected when the sel input is 1. In this case, the output signals are set based on the input signals. The branch_eq_hazard output signal is set to the value of the branch input, indicating that there is a branch hazard if the branch input is asserted. The MemRead_hazard output signal is set to the value of the MemRead input, indicating that there is a memory read hazard if the MemRead input is asserted. The MemtoReg_hazard output signal is set to the value of the MemtoReg input, indicating that there is a memoryto-register hazard if the MemtoReg input is asserted. The MemWrite_hazard output signal is set to the value of the MemWrite input, indicating that there is a memory write hazard if the MemWrite input is asserted. The ALUsrc_hazard output signal is set to the value of the ALUsrc input, indicating that there is an ALU source hazard if the ALUsrc input is asserted. The RegWrite_hazard output signal is set to the value of the RegWrite input, indicating that there is a register write hazard if the RegWrite input is asserted. The ALU_Op_hazard output signal is set to the value of the ALU_Op input, indicating that there is an ALU operation hazard if the ALU_Op input is asserted.

6 Results

We will now test our final design. We will check if the pipelined processor is working as intended.

Firstly, checking if the values are being loaded into the processor correctly. Checking if the sorting is working correctly and the following is our final sorted result.




Figure 3: Loading the set of inputs




Figure 4: Sorting the set of inputs

The final thing is to check if the forwarding is working correctly according to the conditions put in place for the forwarding unit to work correctly.




Figure 5: Final Sorted set of elements



Figure 6: Result of Forwarding Unit

6.1 Comparison between Pipelined and non-Pipelined Single Cycle Processor

Performance for a pipelined Single-cycle processor will be better when compared to a non-pipelined single cycle processor. A pipelined processor and a non-pipelined processor are both single processors, but they differ in how they handle instructions.

A non-pipelined processor executes each instruction in a sequential manner, meaning it completes one instruction before moving on to the next. This can lead to inefficiencies because there may be unused portions of the processor during the execution of an instruction. On the other hand, a pipelined processor breaks down the execution of each instruction into several stages and allows multiple instructions to be processed at the same time. As a result, there is no idle time for the processor, and instructions are executed more quickly.

A pipelined processor is generally faster and more efficient than a non-pipelined processor because it can process instructions simultaneously and this is exactly what we have seen over the course of this semester and the project. However, while designing a pipelined single-cycle processor, one has to keep in mind to not add bottlenecks and add remedies to data hazards for the processor to work efficiently.

In a non-pipelined single cycle processor, the sorting takes place in 18340000 ns, while in a pipelined single cycle processor, the sorting takes place in 623000 ns. This is a significant improvement in the performance of the processor and this happens precisely because of the reasons explained earlier in this




Figure 7: Hazard detection final sorted

7 Final Comments

The project has been a unique challenge in a way that it required tedious amounts of debugging the code and modules to figure out what the problem is. At times even after hours of trying to figure out the problem, we could not reach to a correct conclusion. As a result, branching has not been implemented properly in our project, while forwarding unit and hazard detection is working. The failure to implement branching correctly is not down to a lack of effort and time, but guessing it is rather down to a very small error which is not visible to the eye.

8 Github Repository

https://github.com/HammadxSaj/CA-Project




Figure 8: Stalling final sorted