

# **Habib University**



Dhanani School of Science and Engineering

CE/CS 321/330 Computer Architecture

## **Final Lab Project**

**5-Stage Pipelined Processor To Execute A  
Single Array Sorting Algorithm**

### **Group Members**

Hammad Sajid (hs07606)

Muhammad Azeem Haider (mh06858)

## Contents

<b>1</b>	<b>Sorting Algorithm on a Single Cycle Processor</b>	<b>3</b>
1.1	Selection Sort Assembly Code . . . . .	3
1.2	Selection Sort Python Code . . . . .	4
1.3	Selection Sort on Venus Simulator . . . . .	5
<b>2</b>	<b>Design Modules</b>	<b>6</b>
2.1	RISC-V Processor . . . . .	6
<b>3</b>	<b>Simulation Sources</b>	<b>8</b>

# 1 Sorting Algorithm on a Single Cycle Processor

## 1.1 Selection Sort Assembly Code

```
1 addi x11, x0, 6 #an arbitrary value to append in array
2 addi x29, x0, 6 #initializing size of the array to be 6
3 addi x30, x0, 0 #initializing offset to store values in
  array after one another
4 addi x31, x0, 0 #initializing i = 0 to loop through array to
  enter values.
5 addi x28, x0, 6 #temporary reg for checking length
6
7 #The code below is to initialize random values in the array
8 Array:
9
10 sw x11, 0x100(x30) #store values in array
11 addi x31, x31, 1 #performs i = i + 1
12 addi x30, x30, 4 #offset + 4 to jump to next memory
  address to store value
13 addi x11, x11, -1 #subtracting 1 to add next value in
  array (6->5->4....)
14 beq x28, x31, filled #if i = size of array, stop.
15 beq x0, x0, Array
16
17 filled:
18
19 #After the above code, the array is [6,5,4,3,2,1]
20
21 addi x30, x0, 0 #i = 0 (for i loop)
22 addi x31, x30, 0 #j = 0
23 addi x29, x0, 0 #for offset calculation
24 addi x11, x0, 6 #condition to check if i = size of array
25
26 #Code below is for 1st i loop
27
28 I_Loop:
29
30 beq x11, x30, Sorted #if i = size of array, array has
  been sorted
31 add x10, x29, x0 #assigning min_index = i
32 addi x31, x30, 1 #j = j + 1
33 addi x28, x29, 4 #jump to next address
34
35 #Code below is for nested j loop
36 J_Loop:
37
38 beq x31, x11, Swap
39 lw x15, 0x100(x28) #load Array[j]
```

```

40 lw x16, 0x100(x10) #load Array[min_index]
41 blt x15, x16, If #if Array[j] < Array[min_index]
42
43 #The code below it to iterate through the jth loop
44
45 return:
46
47 addi x31, x31, 1 #perform j = j + 1
48 addi x28, x28, 4 #jump to next address
49 beq x0, x0, J_Loop #jump to nested j loop
50
51 #The code below is to iterate through ith loop.
52
53 jump_back:
54
55 addi x30, x30, 1 #perform i = i + 1
56 addi x28, x28, 4 #jump to next address
57 beq x0, x0, I_Loop #jump to first i loop.
58
59 #Code below is for min_index = j line.
60
61 If:
62
63 addi x10, x28, 0 #assign min_index = j
64 beq x0, x0, return #jump back to j loop
65
66 #Code below is to perform swapping
67
68 Swap:
69
70 lw x13, 0x100(x10) #load Array[min_index]
71 lw x14, 0x100(x29) #load Array[i]
72 sw x13, 0x100(x29) #Array[min_index] = Array[i]
73 sw x14, 0x100(x10) #Array[i] = Array[min_index]
74 addi x29, x29, 4 #add 4 in x29 so that it doesnot
    include sorted value
75 beq x0, x0, jump_back
76
77 Sorted:

```

Listing 1: Selection Sort Assembly code

## 1.2 Selection Sort Python Code

```

1 def selectionSort(array, size):
2
3 for ind in range(size):
4     min_index = ind
5

```

```

6  for j in range(ind + 1, size):
7      # select the minimum element in every iteration
8      if array[j] < array[min_index]:
9          min_index = j
10     # swapping the elements to sort the array
11     (array[ind], array[min_index]) = (array[min_index],
    array[ind])

```

Listing 2: Selection Sort Python Code (Taken from GeeksforGeeks)

### 1.3 Selection Sort on Venus Simulator

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	01	00	00	00
0x00000110	02	00	00	00
0x0000010c	03	00	00	00
0x00000108	04	00	00	00
0x00000104	05	00	00	00
0x00000100	06	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 1: Image of Memory before Sorting

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	06	00	00	00
0x00000110	05	00	00	00
0x0000010c	04	00	00	00
0x00000108	03	00	00	00
0x00000104	02	00	00	00
0x00000100	01	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 2: Image of Memory after Sorting

## 2 Design Modules

### 2.1 RISC-V Processor

```

1 'timescale 1ns / 1ps
2
3 module risc5processor(
4     input clk,
5     input reset,
6     output wire [63:0] PC_In,
7     output wire [63:0] PC_Out, // Instruction address
8     output wire [31:0] instruction,
9     output wire [4:0] rs1,
10    output wire [4:0] rs2,
11    output wire [4:0] rd,

```

```

12     output wire [63:0] WriteData,
13     output wire [63:0] readData1,
14     output wire [63:0] readData2,
15     output wire [63:0] imm_data,
16     output wire [63:0] Result,
17     output wire ZERO,
18     output wire [63:0] Read_Data,
19     output wire [6:0] opcode,
20     output wire [2:0] funct3,
21     output wire [6:0] funct7,
22     output wire Branch,
23     output wire MemRead,
24     output wire MemtoReg,
25     output wire MemWrite,
26     output wire ALUSrc,
27     output wire Regwrite,
28     output wire [63:0] ele1,
29     output wire [63:0] ele2,
30     output wire [63:0] ele3,
31     output wire [63:0] ele4,
32     output wire [63:0] ele5,
33     output wire [63:0] ele6
34 );
35
36 wire [63:0] out1;
37 wire [63:0] out2;
38 wire [1:0] ALUOp;
39 wire [3:0] Operation;
40 wire [63:0] data_out;
41
42 //The code below is for program counter to go to next
   address
43 Program_Counter pc (clk,reset, PC_In, PC_Out);
44
45 //Add +4 to previous instruction for next instruction
46 Adder add1 (PC_Out, 64'd4, out1);
47
48 //Code below is for instruction memory instantiation
49 Instruction_Memory insmem (PC_Out, instruction);
50
51 //Code below is for instruction parser instantiation
52 InsParser inspar (instruction, opcode, rd, funct3, rs1,
   rs2, funct7);
53
54 //Code below is for control unit instantiation
55 Control_Unit conunit (opcode, Branch, MemRead, MemtoReg,
   MemWrite, ALUSrc, Regwrite, ALUOp);
56
57 //Code below is for register file instantiation
58 registerFile regf (WriteData, rs1, rs2,rd, Regwrite, clk

```

```

    , reset, readData1, readData2);
59
60 //Code below is for immediate generator instantiation
61 ImmGen immgen (instruction, imm_data);
62
63 //Code below is for alu control instantiation
64 ALU_Control ALUcont (ALUOp, {instruction[30],
    instruction[14:12]}, Operation);
65
66 //Code below is for ALU mux instantiation to choose imm
    data/readdata2
67 Mux ALUs (readData2, imm_data, ALUSrc, data_out);
68
69 //Code below is for ALU instantiation
70 ALU_64_bit ALU (readData1, data_out, Operation, Result,
    ZERO);
71
72 //Code below is for data memory instantiation
73 Data_Memory datamem (Result, readData2, clk, MemWrite,
    MemRead, Read_Data, ele1, ele2, ele3, ele4, ele5,
    ele6);
74
75 //Code below is for data memory mux instantiation to
    select between alu result or read data for R-type/S-
    type/I-type ins
76 Mux memreg (Result, Read_Data, MemtoReg, WriteData);
77
78 //Code below is for branch adder instantiation to add
    branch and prev instruction address.
79 Adder add2 (PC_Out, (imm_data << 1), out2);
80
81 //code below is for program counter mux instantiation to
    select between adder +4 instruction or branch ins
82 Mux PCs (out1, out2, (Branch & ZERO) , PC_In);
83
84 endmodule

```

Listing 3: RISC-V Design Module Code

### 3 Simulation Sources

```

1 `timescale 1ns / 1ps
2
3 module risc5tb();
4     reg clk;
5     reg reset;
6     wire [63:0] PC_In;
7     wire [63:0] PC_Out;

```



```

8      wire [31:0] instruction;
9      wire [4:0] rs1;
10     wire [4:0] rs2;
11     wire [4:0] rd;
12     wire [63:0] WriteData;
13     wire [63:0] readData1;
14     wire [63:0] readData2;
15     wire [63:0] imm_data;
16     wire [63:0] Result;
17     wire ZERO;
18     wire [63:0] Read_Data;
19     wire [6:0] opcode;
20     wire [2:0] funct3;
21     wire [6:0] funct7;
22     wire [63:0] ele1;
23     wire [63:0] ele2;
24     wire [63:0] ele3;
25     wire [63:0] ele4;
26     wire [63:0] ele5;
27     wire [63:0] ele6;
28     wire Branch;
29     wire MemRead;
30     wire MemtoReg;
31     wire MemWrite;
32     wire ALUSrc;
33     wire Regwrite;
34
35     //Instantiating RISC V processor
36     risc5processor processor (clk, reset, PC_In, PC_Out,
        instruction, rs1, rs2, rd, WriteData, readData1,
        readData2, imm_data, Result, ZERO, Read_Data, opcode,
        funct3, funct7, Branch, MemRead, MemtoReg, MemWrite,
        ALUSrc, Regwrite, ele1, ele2, ele3, ele4, ele5, ele6
        );
37
38     initial
39     begin
40         clk = 1'b0;
41         reset = 1'b1;
42         #10
43         reset = 1'b0;
44     end
45
46     always
47     begin
48         #5
49         clk = ~clk;
50     end
51

```

52 `endmodule`

Listing 4: RISC-V Simulation Source Code