

# **Habib University**



Dhanani School of Science and Engineering

CE/CS 321/330 Computer Architecture

## **Final Lab Project**

**5-Stage Pipelined Processor To Execute A  
Single Array Sorting Algorithm**

### **Group Members**

Hammad Sajid (hs07606)

Muhammad Azeem Haider (mh06858)

# Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
<b>2</b>	<b>Task 1 - Sorting Algorithm on a Single Cycle Processor</b>	<b>3</b>
2.1	Selection Sort Assembly Code . . . . .	3
2.2	Selection Sort Python Code . . . . .	5
2.3	Selection Sort on Venus Simulator . . . . .	6
<b>3</b>	<b>Changes to Single Cycle Processor</b>	<b>7</b>
3.1	Changes to Control Unit . . . . .	7
3.2	Changes to ALU Control Unit . . . . .	9
3.3	Changes to ALU . . . . .	10
3.4	Data Memory . . . . .	11
3.5	Instruction Memory . . . . .	13
3.6	Results for Single Cycle Pipeline . . . . .	18
<b>4</b>	<b>Task 2 - Introducing Pipeline Stages</b>	<b>19</b>
4.1	Stage 1 - Instruction Fetch (IF) . . . . .	20
4.2	Stage 2 - Instruction Decode (ID) . . . . .	21
4.3	Stage 3 - Execution (EX) . . . . .	22
4.4	Stage 4 - Memory Access (MEM) . . . . .	24
<b>5</b>	<b>Task 3 - Circuitry to Detect Hazards</b>	<b>25</b>
5.1	Forwarding Unit . . . . .	25
5.2	Result for the Forwarding Unit . . . . .	27
5.3	Hazard Detection Unit . . . . .	28
5.4	Result for the Hazard Detection unit . . . . .	31
<b>6</b>	<b>Comparison between Pipelined and non-Pipelined Single Cycle Processor</b>	<b>32</b>
<b>7</b>	<b>Task Division</b>	<b>34</b>
<b>8</b>	<b>Final Comments</b>	<b>34</b>
<b>9</b>	<b>Github Repository</b>	<b>34</b>

# 1 Introduction

The purpose of this project is to design a 5-stage pipelined processor to execute a single array sorting algorithm. We will be converting our single cycle processor to a pipelined one. The processor is designed in Verilog HDL and the sorting algorithm is written in RISC-V assembly language. The processor is first executed using single cycle processor, it is then implemented by adding in pipelining to the processor to increase efficiency in our processor. The report is divided according to each task that we had to implement according to the project rubrics.

## 2 Task 1 - Sorting Algorithm on a Single Cycle Processor

### 2.1 Selection Sort Assembly Code

```
1  addi x11, x0, 6 #an arbitrary value to append in array
2  addi x29, x0, 6 #initializing size of the array to be 6
3  addi x30, x0, 0 #initializing offset to store values in
   array after one another
4  addi x31, x0, 0 #initializing i = 0 to loop through array to
   enter values.
5  addi x28, x0, 6 #temporary reg for checking length
6
7  #The code below is to intialize random values in the array
8  Array:
9
10     sw x11, 0x100(x30) #store values in array
11     addi x31, x31, 1 #performs i = i + 1
12     addi x30, x30, 4 #offset + 4 to jump to next memory
   address to store value
13     addi x11, x11, -1 #subtracting 1 to add next value in
   array (6->5->4....)
14     beq x28, x31, filled #if i = size of array, stop.
15     beq x0, x0, Array
16
17 filled:
18
19 #After the above code, the array is [6,5,4,3,2,1]
20
21 addi x30, x0, 0 #i = 0 (for i loop)
22 addi x31, x30, 0 #j = 0
23 addi x29, x0, 0 #for offset calculation
24 addi x11, x0, 6 #condition to check if i = size of array
25
26 #Code below is for 1st i loop
27
```

```

28 I_Loop:
29
30     beq x11, x30, Sorted #if i = size of array, array has
        been sorted
31     add x10, x29, x0 #assigning min_index = i
32     addi x31, x30, 1 #j = j + 1
33     addi x28, x29, 4 #jump to next address
34
35 #Code below is for nested j loop
36 J_Loop:
37
38     beq x31, x11, Swap
39     lw x15, 0x100(x28) #load Array[j]
40     lw x16, 0x100(x10) #load Array[min_index]
41     blt x15, x16, If #if Array[j] < Array[min_index]
42
43     #The code below it to iterate through the jth loop
44
45     return:
46
47     addi x31, x31, 1 #perform j = j + 1
48     addi x28, x28, 4 #jump to next address
49     beq x0, x0, J_Loop #jump to nested j loop
50
51     #The code below is to iterate through ith loop.
52
53     jump_back:
54
55     addi x30, x30, 1 #perform i = i + 1
56     addi x28, x28, 4 #jump to next address
57     beq x0, x0, I_Loop #jump to first i loop.
58
59 #Code below is for min_index = j line.
60
61 If:
62
63     addi x10, x28, 0 #assign min_index = j
64     beq x0, x0, return #jump back to j loop
65
66 #Code below is to perform swapping
67
68 Swap:
69
70     lw x13, 0x100(x10) #load Array[min_index]
71     lw x14, 0x100(x29) #load Array[i]
72     sw x13, 0x100(x29) #Array[min_index] = Array[i]
73     sw x14, 0x100(x10) #Array[i] = Array[min_index]
74     addi x29, x29, 4 #add 4 in x29 so that it doesnot
        include sorted value
75     beq x0, x0, jump_back

```

```
76  
77 Sorted:
```

Listing 1: Selection Sort Assembly code

## 2.2 Selection Sort Python Code

```
1 def selectionSort(array, size):  
2  
3     for ind in range(size):  
4         min_index = ind  
5  
6         for j in range(ind + 1, size):  
7             # select the minimum element in every iteration  
8             if array[j] < array[min_index]:  
9                 min_index = j  
10            # swapping the elements to sort the array  
11            (array[ind], array[min_index]) = (array[min_index],  
                                                array[ind])
```

Listing 2: Selection Sort Python Code (Taken from GeeksforGeeks)

### 2.3 Selection Sort on Venus Simulator

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	01	00	00	00
0x00000110	02	00	00	00
0x0000010c	03	00	00	00
0x00000108	04	00	00	00
0x00000104	05	00	00	00
0x00000100	06	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 1: Image of Memory before Sorting

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	06	00	00	00
0x00000110	05	00	00	00
0x0000010c	04	00	00	00
0x00000108	03	00	00	00
0x00000104	02	00	00	00
0x00000100	01	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 2: Image of Memory after Sorting

## 3 Changes to Single Cycle Processor

### 3.1 Changes to Control Unit

```

1  module Control_Unit
2  (
3      input [6:0] Opcode,
4      output reg Branch, MemRead, MemtoReg, MemWrite, ALUSrc,
5          RegWrite,
6      output reg [1:0] ALUOp
7  );
8
9      always @ (Opcode)
10     begin
11         case (Opcode)

```

```

11      7'b0110011: //R type (51)
12          begin
13              Branch = 0;
14              MemRead = 0;
15              MemtoReg = 0;
16              MemWrite = 0;
17              ALUSrc = 0;
18              RegWrite = 1;
19              ALUOp = 2'b10;
20          end
21      7'b0000011: //ld (3)
22          begin
23              Branch = 0;
24              MemRead = 1;
25              MemtoReg = 1;
26              MemWrite = 0;
27              ALUSrc = 1;
28              RegWrite = 1;
29              ALUOp = 2'b00;
30          end
31      7'b0010011: //addi (19)
32          begin
33              Branch = 0;
34              MemRead = 0;
35              MemtoReg = 0;
36              MemWrite = 0;
37              ALUSrc = 1;
38              RegWrite = 1;
39              ALUOp = 2'b00;
40          end
41
42      7'b0100011: // I type SD (35)
43          begin
44              Branch = 0;
45              MemRead = 0;
46              MemtoReg = 1'bx;
47              MemWrite = 1;
48              ALUSrc = 1;
49              RegWrite = 0;
50              ALUOp = 2'b00;
51          end
52      7'b1100011://SB type blt and beq 99
53          begin
54              Branch = 1;
55              MemRead = 0;
56              MemtoReg = 1'bx;
57              MemWrite = 0;
58              ALUSrc = 0;
59              RegWrite = 0;
60              ALUOp = 2'b01;

```



```

61         end
62     default:
63         begin
64             ALUSrc    = 1'b0;
65             MemtoReg = 1'b0;
66             RegWrite = 1'b0;
67             MemRead  = 1'b0;
68             MemWrite = 1'b0;
69             Branch   = 1'b0;
70             ALUOp    = 2'b00;
71         end
72     endcase
73 end
74 endmodule

```

Listing 3: Changes to Control Unit

The input signals to the control unit, which are the OpCode bits 6:0, are used to set the seven control signals. Given that both instructions require jumping to a specific memory address without any reading or writing, the OpCode for beq and blt is the same, as are their signals.

### 3.2 Changes to ALU Control Unit

```

1 module ALU_Control
2 (
3     input [1:0] ALUOp,
4     input [3:0] Funct,
5     output reg [3:0] Operation
6 );
7
8     always @(*)
9     begin
10         case(ALUOp)
11         2'b00:
12             begin
13                 Operation = 4'b0010;
14             end
15         2'b01:                                     // branch type
16             instructions
17             begin
18                 case(Funct[2:0])
19                 3'b000:                             // beq
20                     begin
21                         Operation = 4'b0110; // subtract
22                     end
23                 3'b100:                             // blt
24                     begin
25                         Operation = 4'b0100; // less than operation
26                     end
27                 default:
28                     Operation = 4'b0000;
29                 endcase
30             end
31         endcase
32     end
33 endmodule

```

```

26         endcase
27     end
28
29
30     2'b10:
31     begin
32         case(Funct)
33         4'b0000:
34             begin
35                 Operation = 4'b0010;
36             end
37         4'b1000:
38             begin
39                 Operation = 4'b0110;
40             end
41         4'b0111:
42             begin
43                 Operation = 4'b0000;
44             end
45         4'b0110:
46             begin
47                 Operation = 4'b0001;
48             end
49         endcase
50     end
51 endcase
52 end
53 endmodule

```

Listing 4: Changes to ALU Control Unit

ALU Control, which creates the 4-bit ALU Control input, has been modified. The Func Field [1-bit from funct7 field (bit 30) plus 3-bits from funct3 field (bits 14:12)] and a 2-bit control field known as ALUOp are inputs to the control unit. The output is a 4-bit signal that, depending on Func and the ALUOp field, selects one of the six operations to be executed in our example, directly controlling the ALU. According to ALUOp, the operation that has to be carried out will either be add (00) for loads and stores or will be determined by the operation that is encoded in the funct7 and funct3 fields (10, 01). When ALUOp was "01," that is, when there was a branch type instruction, we added an additional case structure.

### 3.3 Changes to ALU

```

1 module ALU_64_bit
2     (
3         input [63:0] a, b,
4         input [3:0] ALUOp,
5

```

```

6      output reg [63:0] Result,
7      output ZERO
8  );
9
10     localparam [3:0]
11     AND = 4'b0000,
12     OR  = 4'b0001,
13     ADD = 4'b0010,
14     Sub = 4'b0110,
15     NOR = 4'b1100,
16     Less = 4'b0100;
17
18     assign ZERO = (Result == 0);
19
20     always @ (ALUOp, a, b)
21     begin
22         case (ALUOp)
23             AND: Result = a & b;
24             OR:  Result = a | b;
25             ADD: Result = a + b;
26             Sub: Result = a - b;
27             NOR: Result = ~(a | b);
28             Less: Result = (a < b) ? 0 : 1;    //less than
                operation
29
30             default: Result = 0;
31         endcase
32     end
33
34 endmodule

```

Listing 5: Changes to ALU 64 bit

If first value is less than second value, Result is set to '0'. Similar to the beq instruction, '0' would be assigned to Zero if Result == 0. This eliminates the need for extra hardware modifications to check for additional branch type instructions. In accordance with our hardware structure, where a selection line of mux is Branch & Zero, the PC is unconditionally replaced with PC + 4 when the Branch control signal is 0, and the branch target is replaced with the PC if the Zero output of the ALU is high (when a < b or a == b = 0)

### 3.4 Data Memory

```

1 module Data_Memory
2 (
3     input [63:0] Mem_Addr,
4     input [63:0] Write_Data,
5     input clk, MemWrite, MemRead,
6     output reg [63:0] Read_Data

```

```

7 ,
8     output [63:0] element1,
9     output [63:0] element2,
10    output [63:0] element3,
11    output [63:0] element4,
12    output [63:0] element5,
13    output [63:0] element6
14 );
15
16    reg [7:0] DataMemory [1233:0];
17
18    assign element1 = DataMemory[256];
19    assign element2 = DataMemory[264];
20    assign element3 = DataMemory[272];
21    assign element4 = DataMemory[280];
22    assign element5 = DataMemory[288];
23    assign element6 = DataMemory[296];
24    integer i;
25
26    initial
27    begin
28        for (i = 0; i < 1233; i = i + 1)
29        begin
30            DataMemory[i] = 8'd0;
31        end
32    end
33
34
35    always @ (posedge clk)
36    begin
37        if (MemWrite)
38        begin
39            DataMemory[Mem_Addr] = Write_Data[7:0];
40            DataMemory[Mem_Addr+1] = Write_Data[15:8];
41            DataMemory[Mem_Addr+2] = Write_Data[23:16];
42            DataMemory[Mem_Addr+3] = Write_Data[31:24];
43            DataMemory[Mem_Addr+4] = Write_Data[39:32];
44            DataMemory[Mem_Addr+5] = Write_Data[47:40];
45            DataMemory[Mem_Addr+6] = Write_Data[55:48];
46            DataMemory[Mem_Addr+7] = Write_Data[63:56];
47        end
48    end
49
50    always @ (*)
51    begin
52        if (MemRead)
53            Read_Data = {DataMemory[Mem_Addr+7], DataMemory[
                    Mem_Addr+6], DataMemory[Mem_Addr+5], DataMemory[
                    Mem_Addr+4], DataMemory[Mem_Addr+3],
                    DataMemory[Mem_Addr+2], DataMemory[Mem_Addr

```

```

54         +1],DataMemory[Mem_Addr]};
55     end
endmodule

```

Listing 6: Changes to Data Memory

### 3.5 Instruction Memory

```

1  module Instruction_Memory
2  (
3      input [63:0] Inst_Address,
4      output reg [31:0] Instruction
5  );
6      reg [7:0] inst_mem [147:0];
7
8      initial
9      begin
10
11          //addi x11, x0, 6
12          inst_mem[0]=8'b10010011;
13          inst_mem[1]=8'b00000101;
14          inst_mem[2]=8'b01100000;
15          inst_mem[3]=8'b0;
16
17          //addi x29, x0, 6
18          inst_mem[4]=8'b10010011;
19          inst_mem[5]=8'b00001110;
20          inst_mem[6]=8'b01100000;
21          inst_mem[7]=8'b0;
22
23          //addi x30, x0, 0
24          inst_mem[8]=8'b00010011;
25          inst_mem[9]=8'b00001111;
26          inst_mem[10]=8'b00000000;
27          inst_mem[11]=8'b0;
28
29          //addi x31 x0 0
30          inst_mem[12]=8'b00010011;
31          inst_mem[13]=8'b00001111;
32          inst_mem[14]=8'b00000000;
33          inst_mem[15]=8'b0;
34
35          //addi x28, x0, 6
36          inst_mem[16]=8'b00010011;
37          inst_mem[17]=8'b00001110;
38          inst_mem[18]=8'b01100000;
39          inst_mem[19]=8'b0;
40
41          //sw x11, 256(x30)

```

```

42     inst_mem[20]=8'b00100011;
43     inst_mem[21]=8'b00100000;
44     inst_mem[22]=8'b10111111;
45     inst_mem[23]=8'b00010000;
46
47     //addi x31 x31 1
48     inst_mem[24]=8'b10010011;
49     inst_mem[25]=8'b10001111;
50     inst_mem[26]=8'b00011111;
51     inst_mem[27]=8'b0;
52
53     //addi x30 x30 8
54     inst_mem[28]=8'b00010011;
55     inst_mem[29]=8'b00001111;
56     inst_mem[30]=8'b10001111;
57     inst_mem[31]=8'b0;
58
59     //addi x11 x11 -1
60     inst_mem[32]=8'b10010011;
61     inst_mem[33]=8'b10000101;
62     inst_mem[34]=8'b11110101;
63     inst_mem[35]=8'b11111111;
64
65     //beq x28 x31 8
66     inst_mem[36]=8'b01100011;
67     inst_mem[37]=8'b00000100;
68     inst_mem[38]=8'b11111110;
69     inst_mem[39]=8'b00000001;
70
71     //beq x0 x0 -20
72     inst_mem[40]=8'b11100011;
73     inst_mem[41]=8'b00000110;
74     inst_mem[42]=8'b00000000;
75     inst_mem[43]=8'b11111110;
76
77     //addi x30 x0 0
78     inst_mem[44]=8'b00010011;
79     inst_mem[45]=8'b00001111;
80     inst_mem[46]=8'b00000000;
81     inst_mem[47]=8'b0;
82
83     //addi x31 x30 0
84     inst_mem[48]=8'b10010011;
85     inst_mem[49]=8'b00001111;
86     inst_mem[50]=8'b00001111;
87     inst_mem[51]=8'b0;
88
89     //addi x29 x0 0
90     inst_mem[52]=8'b10010011;
91     inst_mem[53]=8'b00001110;

```

```

92     inst_mem[54]=8'b0;
93     inst_mem[55]=8'b0;
94
95     //addi x11 x0 6
96     inst_mem[56]=8'b10010011;
97     inst_mem[57]=8'b00000101;
98     inst_mem[58]=8'b01100000;
99     inst_mem[59]=8'b0;
100
101     //beq x11 x30 88
102     inst_mem[60]=8'b01100011;
103     inst_mem[61]=8'b10001100;
104     inst_mem[62]=8'b11100101;
105     inst_mem[63]=8'b00000101;
106
107     //add x10 x29 x0
108     inst_mem[64]=8'b00110011;
109     inst_mem[65]=8'b10000101;
110     inst_mem[66]=8'b00001110;
111     inst_mem[67]=8'b0;
112
113     //addi x31 x30 1
114     inst_mem[68]=8'b10010011;
115     inst_mem[69]=8'b00001111;
116     inst_mem[70]=8'b00011111;
117     inst_mem[71]=8'b0;
118
119     //addi x28 x29 8
120     inst_mem[72]=8'b00010011;
121     inst_mem[73]=8'b10001110;
122     inst_mem[74]=8'b10001110;
123     inst_mem[75]=8'b0;
124
125     //beq x31 x11 48
126     inst_mem[76]=8'b01100011;
127     inst_mem[77]=8'b10001000;
128     inst_mem[78]=8'b10111111;
129     inst_mem[79]=8'b00000010;
130
131     //lw x15 256(x28)
132     inst_mem[80]=8'b10000011;
133     inst_mem[81]=8'b00100111;
134     inst_mem[82]=8'b00001110;
135     inst_mem[83]=8'b00010000;
136
137     //lw x16 256(x10)
138     inst_mem[84]=8'b00000011;
139     inst_mem[85]=8'b00101000;
140     inst_mem[86]=8'b00000101;
141     inst_mem[87]=8'b00010000;

```

```

142
143 //blt x15 x16 28
144 inst_mem[88]=8'b01100011;
145 inst_mem[89]=8'b11001110;
146 inst_mem[90]=8'b00000111;
147 inst_mem[91]=8'b00000001;
148
149 //addi x31 x31 1
150 inst_mem[92]=8'b10010011;
151 inst_mem[93]=8'b10001111;
152 inst_mem[94]=8'b00011111;
153 inst_mem[95]=8'b00000000;
154
155 //addi x28 x28 8
156 inst_mem[96]=8'b00010011;
157 inst_mem[97]=8'b00001110;
158 inst_mem[98]=8'b10001110;
159 inst_mem[99]=8'b00000000;
160
161 //beq x0 x0 -24
162 inst_mem[100]=8'b11100011;
163 inst_mem[101]=8'b00000100;
164 inst_mem[102]=8'b00000000;
165 inst_mem[103]=8'b11111110;
166
167 //addi x30 x30 1
168 inst_mem[104]=8'b00010011;
169 inst_mem[105]=8'b00001111;
170 inst_mem[106]=8'b00011111;
171 inst_mem[107]=8'b0;
172
173 //addi x28 x28 8
174 inst_mem[108]=8'b00010011;
175 inst_mem[109]=8'b00001110;
176 inst_mem[110]=8'b10001110;
177 inst_mem[111]=8'b0;
178
179 //beq x0 x0 -52
180 inst_mem[112]=8'b11100011;
181 inst_mem[113]=8'b00000110;
182 inst_mem[114]=8'b00000000;
183 inst_mem[115]=8'b11111100;
184
185 //addi x10 x28 0
186 inst_mem[116]=8'b00010011;
187 inst_mem[117]=8'b00000101;
188 inst_mem[118]=8'b00001110;
189 inst_mem[119]=8'b0;
190
191 //beq x0 x0 -28

```



```

192     inst_mem[120]=8'b11100011;
193     inst_mem[121]=8'b00000010;
194     inst_mem[122]=8'b00000000;
195     inst_mem[123]=8'b11111110;
196
197     //lw x13 256(x10)
198     inst_mem[124]=8'b10000011;
199     inst_mem[125]=8'b00100110;
200     inst_mem[126]=8'b00000101;
201     inst_mem[127]=8'b00010000;
202
203     //lw x14 256(x29)
204     inst_mem[128]=8'b00000011;
205     inst_mem[129]=8'b10100111;
206     inst_mem[130]=8'b00001110;
207     inst_mem[131]=8'b00010000;
208
209     //sw x13 256(x29)
210     inst_mem[132]=8'b00100011;
211     inst_mem[133]=8'b10100000;
212     inst_mem[134]=8'b11011110;
213     inst_mem[135]=8'b00010000;
214
215     //sw x14 256(x10)
216     inst_mem[136]=8'b00100011;
217     inst_mem[137]=8'b00100000;
218     inst_mem[138]=8'b11100101;
219     inst_mem[139]=8'b00010000;
220
221     //addi x29 x29 8
222     inst_mem[140]=8'b10010011;
223     inst_mem[141]=8'b10001110;
224     inst_mem[142]=8'b10001110;
225     inst_mem[143]=8'b0;
226
227     //beq x0 x0 -40
228     inst_mem[144]=8'b11100011;
229     inst_mem[145]=8'b00001100;
230     inst_mem[146]=8'b00000000;
231     inst_mem[147]=8'b11111100;
232
233 end
234
235 always @(Inst_Address)
236 begin
237     Instruction={inst_mem[Inst_Address+3],inst_mem[
238         Inst_Address+2],inst_mem[Inst_Address+1],
239         inst_mem[Inst_Address]};
240 end

```

239 `endmodule`

Listing 7: Changes to Instruction Memory

### 3.6 Results for Single Cycle Pipeline




Figure 3: Loading the set of inputs

Firstly, checking if the values are being loaded into the processor correctly.




Figure 4: Sorting the set of inputs




Figure 5: Final Sorted set of elements

## 4 Task 2 - Introducing Pipeline Stages

A difficulty with implementation of single cycle processor is that the processor only executes one instruction at a time, and only after that instruction is finished is execution of the subsequent instruction begins, which is counter-productive. Given that the majority of the components in our processors would remain idle, it is immediately clear how wasteful this would be and how much processing power it would waste. This is why, in this section, we'll try to fix it by adding pipelining to our single-cycle processor.

Pipelining would allow us to execute numerous commands at once. An in-depth explanation of how this works will be provided in the following section, but for now, consider that one component will work on one portion of the instruction while the other will work on a different part at the same point, thus increasing the efficiency of the whole program. We'll be incorporating a five-stage pipeline into our Risc-V processor, allowing it to handle five instructions at once. The five stages we implemented for the processor are as follows:

1. IF: Instruction Fetch
2. ID: Instruction Decode
3. EX: Execution or address calculation
4. MEM: Data Memory Access
5. WB: Write back

We will be introducing four new registers to implement the pipelining stage and to make our program more efficient. These registers are as follows:

1. IF/ID register: This register will be used to store the instruction fetched in the IF stage and will be used in the ID stage.
2. ID/EX register: This register will be used to store the instruction decoded in the ID stage and will be used in the EX stage.
3. EX/MEM register: This register stores the result of the execution stage.
4. MEM/WB register: This register stores the result of the memory access stage.

These four newly introduced pipeline registers help in the pipelining process. These registers allow the pipeline to handle multiple instructions simultaneously and keep track of the progress of each instruction as it moves through the pipeline. The use of these registers helps to improve the performance of the processor by enabling the processing of multiple instructions in parallel.

An ideal pipeline would be one which continuously moves forward and the instructions are only provided and moved forward. However, this is not the case with the pipeline taught to us. e of the PC, choosing between the incremented PC and the branch address from the MEM stage.

Along with the four intermediate pipeline registers, we will also add a control line and a forwarding unit. We extend these registers to store the control lines passed from one stage to another. These registers would be timed to the clock and would either send the stored contents for additional processing or be flushed on each positive edge.

Let us now look at the changes made to the single cycle processor to implement the pipelining. In order to explain the changes made, we will be explaining each pipelining stage separately and the significance of the said stage.

#### 4.1 Stage 1 - Instruction Fetch (IF)

Our processor's instruction fetch (IF) step is its initial operation. This stage, as its name implies, is responsible for reading the instruction from memory. To do this, it first determines the address of the instruction to be read through the PC counter, then reads the instruction from the Instruction memory module and sends it to the next stage through the IF/ID register. This also addresses the jump address if it is a problem.

The following is the module used in the stage.

```

1 module IF_ID(
2     input clk,
3     input reset,
4     input [31:0] instruction,
5     input [63:0] PC_Out,
6     input IF_write,
7     output reg [31:0] IF_ID_instruction,
8     output reg [63:0] IF_ID_PCOut
9 );
10
11 always @(posedge clk or reset)
12     begin
13         if (reset == 1'b1)
14             begin
15                 IF_ID_instruction = 0;
16                 IF_ID_PCOut = 0;
17             end
18         else if (clk==1 || IF_write == 1)
19             begin
20                 IF_ID_instruction = instruction;
21                 IF_ID_PCOut = PC_Out;
22             end
23         end
24 endmodule

```

Listing 8: IF/ID Register

Before sending everything to the IF/ID register, which on the subsequent clock cycle would transfer the contents to the next step, the following connections are made. The intermediate connections between the Instruction Fetch

stage and the Instruction decode stage are made by the outputs from this register.

## 4.2 Stage 2 - Instruction Decode (ID)

Our pipeline's second step is responsible for decoding the instruction, reading from registers, and writing to registers. Therefore, it begins by having the IF stage fetch the instruction. Once the 32-bit instruction has been decoded and its opcode, rd, rs1, and rs2 have been determined, it is then passed on to the instruction parser and the data extractor module. The RegisterFile then reads the contents of the registers or writes back to them (Note that writing back requires signals from the MEM/WEB register, indicating that it is a right-to-left operation, but it doesn't interrupt programme flow).

```

1 module ID_EX(
2     input clk,
3     input reset,
4     input branch,
5     input MemRead,
6     input MemtoReg,
7     input MemWrite,
8     input ALUsrc,
9     input RegWrite,
10    input [1:0] ALU_Op,
11    input [63:0] readdata1,
12    input [63:0] readdata2,
13    input [63:0] immediate,
14    input [63:0] pc_out,
15    input [4:0] rs1,
16    input [4:0] rs2,
17    input [4:0] rd,
18    input [3:0] func,
19    output reg branch_out, MemRead_out, MemtoReg_out,
20           MemWrite_out, ALUsrc_out, RegWrite_out,
21    output reg [1:0] ALU_Op_out,
22    output reg [63:0] readdata1_out, readdata2_out,
23           immediate_out, pc_out_out,
24    output reg [4:0] rs1_out, rs2_out, rd_out,
25    output reg [3:0] func_out
26    );
27
28    always @(*)
29    begin
30        if (reset==1'b1)
31        begin
32
33            branch_out = 0;
34            MemRead_out=0;
35            MemtoReg_out=0;

```

```

34         MemWrite_out=0;
35         ALUsrc_out=0;
36         ALU_Op_out=0;
37         RegWrite_out=0;
38         readdata1_out=0;
39         readdata2_out=0;
40         immediate_out=0;
41         pc_out_out=0;
42         rs1_out= 0;
43         rs2_out=0;
44         rd_out=0;
45         func_out=0;
46
47     end
48 else if (clk==1)
49 begin
50     MemRead_out=MemRead;
51     MemtoReg_out=MemtoReg;
52     MemWrite_out=MemWrite;
53     ALUsrc_out=ALUsrc;
54     ALU_Op_out=ALU_Op;
55     RegWrite_out=RegWrite;
56     readdata1_out=readdata1;
57     readdata2_out=readdata2;
58     immediate_out=immediate;
59     pc_out_out=pc_out;
60     rs1_out= rs1;
61     rs2_out=rs2;
62     rd_out=rd;
63     func_out=func;
64 end
65 end
66 endmodule

```

Listing 9: ID/EX Register

### 4.3 Stage 3 - Execution (EX)

The third stage of our pipeline is the execution stage. This stage is responsible for performing the following two main tasks.

1. If the instruction is a branch instruction, the adder determines the offset value that must be added in order to determine the address of the subsequent location.
2. The ALU resides here, so all the operations are executed here.

The value that is to be sent to the registers is controlled by the two MUX after we obtained the ALUop from the Instruction Decode register, which is

the control line for the ALU. We now shift our focus as to what exactly is the Execution stage carrying out.

```

1 module EX_MEM(
2     input clk, reset,
3     input [4:0] rd,
4     input [63:0] write_data ,
5     //input branch_MUX,
6     input [63:0] ALU_result, PC_out,
7     input zero, branch, MemRead, MemWrite, RegWrite,
8     MemtoReg,
9     output reg [4:0] rd_out,
10    output reg [63:0] write_data_out,
11    output reg [63:0] ALU_result_out,
12    output reg zero_out, branch_out, MemRead_out,
13    MemWrite_out, RegWrite_out, MemtoReg_out,
14    output reg [63:0] PC_out_out,
15    output reg branch_MUX_out
16);
17
18 always @(posedge clk ,posedge reset)
19     begin
20         if (reset==1)
21             begin
22                 PC_out_out=0;
23                 rd_out = 0;
24                 branch_out=0;
25                 MemRead_out=0;
26                 MemWrite_out=0;
27                 RegWrite_out=0;
28                 MemtoReg_out=0;
29                 write_data_out=0;
30                 ALU_result_out = 0;
31                 branch_MUX_out=0;
32                 zero_out=0;
33             end
34         else if (clk==1)
35             begin
36                 PC_out_out=PC_out;
37                 rd_out=rd ;
38                 write_data_out=write_data;
39                 MemRead_out=MemRead;
40                 MemWrite_out=MemWrite;
41                 RegWrite_out= RegWrite ;
42                 MemtoReg_out=MemtoReg ;
43                 ALU_result_out=ALU_result ;
44                 branch_MUX_out=ALU_result ;
45                 zero_out= zero;
46                 branch_out=branch;

```

```

46     end
47     end
48 endmodule

```

Listing 10: EX/MEM Register

#### 4.4 Stage 4 - Memory Access (MEM)

The single module at this step is Data Memory, but it also serves as a register for sending back signals, so it checks to see if MemRead or MemWrite is high before carrying out the operation and setting the control lines to write data to or retrieve data from the memory. In order to handle data dangers, this also sends the register contents back to the Execution step for calculations. When the MemWrite signal is high, this register's primary function is to write data to the memory; when the MemRead signal is high, it reads data from the memory into the specified register. As a result, the MEM/WB transmits the register contents as well as additional control signals to the pipeline's final stage. The following stage is implemented into pipelining as follows;

```

1 module MEM_WB(
2     input clk,
3     input reset,
4     input reg_write,
5     input memtoreg,
6     input [4:0] rd,
7     input [63:0] ALU_result,
8     input [63:0] read_data,
9     output reg reg_write_out,
10    output reg mem_to_reg_out,
11    output reg [4:0] rd_out,
12    output reg [63:0] ALU_result_out,
13    output reg [63:0] read_data_out
14 );
15
16 always @(posedge clk or reset)
17     begin
18         if (reset==1'b1)
19             begin
20                 rd_out = 0;
21                 ALU_result_out = 0;
22                 read_data_out = 0;
23                 reg_write_out = 0;
24                 mem_to_reg_out = 0;
25             end
26         else if (clk)
27             begin
28                 rd_out = rd;
29                 ALU_result_out = ALU_result;
30                 read_data_out = read_data;

```



```

31         reg_write_out= reg_write;
32         mem_to_reg_out= memtoreg;
33     end
34 end
35 endmodule

```

Listing 11: MEM/WB Register

## 5 Task 3 - Circuitry to Detect Hazards

### 5.1 Forwarding Unit

Let us say we have to run an arbitrary set of instructions on the pipelined version of the processor.

```

1 add x1, x2, x3
2 add x4, x1, x2
3 add x5, x4, x1

```

Listing 12: Arbitrary Set of instructions

Our processor would now execute the first instruction without issue, but let's try to analyse the second instruction. The second instruction would be in the Instruction decoding stage when the first instruction would be in the execution stage, and as we have seen, this stage is also responsible for reading the values of the register. Therefore, when reading the values stored in the register, the value in x1 for the second instruction should be the sum of the values in x2 and x3.

We refer to this as a data risk. We have methods like forwarding and stalling to get around this. The latter of the two is the more effective, and that is precisely what we use in our processor. In order to avoid waiting for the value to be loaded into the register before reading from it, forwarding delivers the value immediately after it has been calculated in the execution stage and is required in the ID stage.

A forwarding unit has been implemented in order to take care of hazards such as these. The following is the implementation of a forwarding unit in RISC-V.

```

1 module Forwarding_Unit(
2     input [4:0] ID_EX_Rs1,
3     input [4:0] ID_EX_Rs2,
4     input [4:0] EX_MEM_Rd,
5     input EX_MEM_RegWrite,
6     input [4:0] MEM_WB_Rd,
7     input MEM_WB_RegWrite,
8     output reg [1:0] Forward_A,
9     output reg [1:0] Forward_B
10 );
11

```

```

12     always @(*)
13     begin
14         if (EX_MEM_RegWrite == 1 && EX_MEM_Rd ==
15             ID_EX_Rs1 && EX_MEM_Rd != 0)
16             begin
17                 Forward_A = 2'b10;    //10
18             end
19         else if (MEM_WB_Rd == ID_EX_Rs1 && MEM_WB_RegWrite
20             == 1 && MEM_WB_Rd != 0 &&
21             !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 &&
22                 EX_MEM_Rd == ID_EX_Rs1))
23             begin
24                 Forward_A = 2'b01;    //01
25             end
26         else
27             begin
28                 Forward_A = 2'b00;    //00
29             end
30
31         //FORWARD B LOGIC
32         if (EX_MEM_RegWrite == 1 && EX_MEM_Rd == ID_EX_Rs2
33             && EX_MEM_Rd != 0)
34             begin
35                 Forward_B = 2'b10;    //10
36             end
37         else if (MEM_WB_Rd == ID_EX_Rs2 && MEM_WB_RegWrite
38             == 1 && MEM_WB_Rd != 0 &&
39             !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 &&
40                 EX_MEM_Rd == ID_EX_Rs2))
41             begin
42                 Forward_B = 2'b01;    //01
43             end
44         else
45             begin
46                 Forward_B = 2'b00;    //00
47             end
48         end
49     end
50 endmodule

```

Listing 13: Forwarding Unit

Three scenarios should be taken into account for forwarding. The first one is EX Hazard, which sends the output of the preceding instruction to either of the ALU's inputs. The multiplexor will select the value from register EX/MEM if the previous instruction was intended to write to the register file and the write register number was equal to the read register number of ALU inputs A or B. As was noted before, in the event of data hazard, the result is occasionally required directly from the MEM stage since, on occasion, the result is saved many times in a single register. As a result, to obtain the most current one, we



The forwarding unit works according to the three instructions we have used which are the followed;

```

1      add x1, x2, x3
2      add x4, x1, x2
3      add x5, x4, x1

```

Listing 15: Arbitrary Set of instructions

Since the source register x1 of instruction 1 is being used as a input register in the second instruction that is why the forwarding bit of forwardA is 2 because the second condition (ForwardA = 10) is true. For the third instruction we are getting 2 for forwardA, because x4 which is the source of the previous instruction is being used as an input in this (third) instruction. We are also getting forwardB as 1, because we are using x1, source of the first instruction as the second input in the third instruction making the condition of ForwardB = 01 true.

### 5.3 Hazard Detection Unit

Hazard detection unit is an essential component of pipelined processors that helps to detect and resolve hazards that can occur due to the pipelining of instructions. It enables the processor to handle instruction dependencies and avoid pipeline stalls or data hazards, thereby improving the performance of the processor. The hazard detection unit is implemented in the following way in our processor.

```

1 module Hazard_detection_Unit(
2     input [4:0] if_id_rs1,
3     input [4:0] if_id_rs2,
4     input [4:0] id_ex_rd,
5     input MemRead,
6     output reg muxcontrolbit,
7     output reg PC_Write,
8     output reg If_id_write
9 );
10
11 always @(*)
12 begin
13     if ((if_id_rs2==id_ex_rd || if_id_rs1==id_ex_rd) &&
14         MemRead==1)
15     begin
16         muxcontrolbit=0;
17         PC_Write=0;
18         If_id_write=0;
19     end
20
21     else
22     begin
23         muxcontrolbit=1;
24         PC_Write=1;

```

```

24         If_id_write=1;
25     end
26
27     end
28
29 endmodule

```

Listing 16: Hazard Detection Unit

The hazard detection unit takes in input signals `if_id_rs1`, `if_id_rs2`, `id_ex_rd`, and `MemRead`, and outputs three signals `muxcontrolbit`, `PC_Write`, and `If_id_write`.

The inputs `if_id_rs1` and `if_id_rs2` represent the two source registers of the instruction that was fetched in the previous cycle. The input `id_ex_rd` represents the destination register of the instruction that was decoded in the previous cycle. The input `MemRead` is a control signal that indicates whether the current instruction is a load instruction that reads data from memory.

The hazard detection unit checks if any of the source registers of the current instruction match the destination register of the previous instruction, and whether the previous instruction was a load instruction that reads data from memory. If both conditions are true, then there is a data hazard, and the hazard detection unit sets the output signals accordingly. The `muxcontrolbit` output signal is set to 0, indicating that the multiplexer that selects the input to the register file should choose the result from the MEM/WB pipeline stage instead of the EX/MEM pipeline stage. The `PC_Write` and `If_id_write` signals are set to 0, indicating that the current instruction should not update the program counter and the IF/ID pipeline register.

If there is no data hazard, then the hazard detection unit sets the output signals to 1, indicating that the current instruction can proceed without any stall or data forwarding. The `muxcontrolbit` output signal is set to 1, indicating that the multiplexer should select the result from the EX/MEM pipeline stage. The `PC_Write` and `If_id_write` signals are set to 1, indicating that the current instruction should update the program counter and the IF/ID pipeline register.

```

1 module Hazard_detection_MUX(
2     input sel,
3     input branch,
4     input MemRead,
5     input MemtoReg,
6     input MemWrite,
7     input ALUsrc,
8     input RegWrite,
9     input [1:0] ALU_Op,
10    output reg branch_eq_hazard,
11    output reg MemRead_hazard,
12    output reg MemtoReg_hazard,
13    output reg MemWrite_hazard,
14    output reg ALUsrc_hazard,
15    output reg RegWrite_hazard,
16    output reg [1:0] ALU_Op_hazard

```

```

17     );
18
19     always @ (*)
20     begin
21         if (sel==0)
22         begin
23             branch_eq_hazard=0;
24             MemRead_hazard=0;
25             MemtoReg_hazard=0;
26             MemWrite_hazard=0;
27             ALUsrc_hazard=0;
28             RegWrite_hazard=0;
29             ALU_Op_hazard=0;
30         end
31         if (sel==1)
32         begin
33             branch_eq_hazard=branch;
34             MemRead_hazard=MemRead;
35             MemtoReg_hazard=MemtoReg;
36             MemWrite_hazard=MemWrite;
37             ALUsrc_hazard=ALUsrc;
38             RegWrite_hazard=RegWrite;
39             ALU_Op_hazard=ALU_Op;
40         end
41     end
42 endmodule
43

```

Listing 17: Hazard Detection MUX

The multiplexer selects between two sets of input signals based on the value of the sel input. The output signals branch\_eq\_hazard, MemRead\_hazard, MemtoReg\_hazard, MemWrite\_hazard, ALUsrc\_hazard, RegWrite\_hazard, and ALU\_Op\_hazard are set based on the selected input signals.

The input signals to the hazard detection unit are branch, MemRead, MemtoReg, MemWrite, ALUsrc, RegWrite, and ALU\_Op. These signals represent various control signals that determine how an instruction should be executed.

The first set of input signals is selected when the sel input is 0. In this case, all the output signals are set to 0, indicating that there is no hazard. This is the default state of the hazard detection unit.

The second set of input signals is selected when the sel input is 1. In this case, the output signals are set based on the input signals. The branch\_eq\_hazard output signal is set to the value of the branch input, indicating that there is a branch hazard if the branch input is asserted. The MemRead\_hazard output signal is set to the value of the MemRead input, indicating that there is a memory read hazard if the MemRead input is asserted. The MemtoReg\_hazard output signal is set to the value of the MemtoReg input, indicating that there is a memory-to-register hazard if the MemtoReg input is asserted. The MemWrite\_hazard output signal is set to the value of the MemWrite input, indicating that there is

a memory write hazard if the MemWrite input is asserted. The ALUsrc\_hazard output signal is set to the value of the ALUsrc input, indicating that there is an ALU source hazard if the ALUsrc input is asserted. The RegWrite\_hazard output signal is set to the value of the RegWrite input, indicating that there is a register write hazard if the RegWrite input is asserted. The ALU\_Op\_hazard output signal is set to the value of the ALU\_Op input, indicating that there is an ALU operation hazard if the ALU\_Op input is asserted.

## 5.4 Result for the Hazard Detection unit




Figure 7: Stalling output

When stalling occurs, instruction becomes zero which is the no operation instruction. This is because the instruction is not being executed and is being stalled. As a result of this, RS and RD also becomes zero. The control signals are also set to zero.




Figure 8: Hazard detection final sorted

## 6 Comparison between Pipelined and non-Pipelined Single Cycle Processor

A non-pipelined processor executes each instruction in a sequential manner, meaning it completes one instruction completely before moving on to the next. This can lead to inefficiencies because there may be unused portions of the processor during the execution of an instruction. On the other hand, a pipelined processor breaks down the execution of each instruction into several stages and allows multiple instructions to be processed at the same time. As a result, there is no idle time for the processor, and instructions are executed more quickly.

In practical terms, if we have a pipelined processor and assume that each stage takes the same amount of time, we can calculate the clock cycle of our pipelined processor by dividing the unpipelined cycle time per instruction by the number of stages. For example, if the unpipelined cycle time is 5ns and there are 5 stages, the pipelined processor should have a clock cycle of 1ns. However, if we keep the clock cycle time at 5ns in the pipelined version, it means that each individual module takes 5ns to execute, so the unpipelined version would take 5 times longer, or 25ns, for each instruction.

When using a pipelined processor, the number of clock cycles required to complete an instruction is increased. However, if we keep the clock cycle time the same for both pipelined and non-pipelined versions, we will notice an increase in the execution time for the pipelined processor. This is because running more clock cycles with the same cycle time in a pipelined processor will naturally take longer. However, pipelining doesn't actually decrease the number of clock cycles required to complete an instruction (in fact, it increases them compared to a non-pipelined processor). Rather, it reduces the clock cycle time by setting



it as the time taken by the most time-consuming stage (assuming all stages take an equal amount of time in this example).




Figure 9: Time taken by non-pipelined processor for the final sort

From the image attached above, we can clearly see that it takes 1,835,000 ns for the final sort to take place for a non-pipelined processor (I have considered the final sort for comparison instead of the final instruction).




Figure 10: Time taken by pipelined processor for the final sort

From the image attached above, we can clearly see that it takes 623,000 ns for the final sort to take place for a pipelined processor (I have considered the final sort for comparison instead of the final instruction).

If we divide 1,835,000 ns by 623,000 ns, we get approximate value of 3. This implies that the pipelined processor is almost 3 times faster than the non-pipelined processor based on our instructions. This is a way too much increase in performance indicating that the pipelined processor is faster than non-pipelined processor. In theory, it should have been atleast 4 to 5 times faster, based on the number of stages but we have included stalling and forwarding which does effect the performance of a pipelined processor.

## 7 Task Division

The single cycle processor was implemented by Muhammad Azeem Haider while Hammad Sajid incorporated the pipeline stages, hazard detection, and forwarding unit to the non-pipelined processor. Each member performed their part of the project on time efficiently. The report was made simultaneously as we kept on editing the code on Verilog.

## 8 Final Comments

The project has been a unique challenge in a way that it required tedious amounts of debugging the code and modules to figure out what the problem is. Our project was a success as our processor was capable of sorting an unsorted array and returning its sorted version through the Selection Sort algorithm. Despite encountering various challenges throughout the project, we overcame them and resolved errors to create a multi-cycle, pipelined processor, which should, in theory, be more efficient than its single-cycle equivalent.

## 9 Github Repository

<https://github.com/HammadxSaj/CA-Project>