Habib University



Dhanani School of Science and Engineering

CE/CS 321/330 Computer Architecture

Final Lab Project

5-Stage Pipelined Processor To Execute A Single Array Sorting Algorithm

Group Members

Hammad Sajid (hs07606)

Muhammad Azeem Haider (mh06858)

Contents

1 Sorting Algorithm on a Single Cycle Processor					
	1.1 Selection Sort Assembly Code				
	1.2 Selection Sort Python Code				
	1.3 Selection Sort on Venus Simulator				
	Design Modules 2.1 RISC-V Processor				
3	Simulation Sources				

1 Sorting Algorithm on a Single Cycle Processor

1.1 Selection Sort Assembly Code

```
addi x11, x0, 6 #an arbitrary value to append in array
addi x29, x0, 6 #initializing size of the array to be 6
3 addi x30, x0, 0 #initializing offset to store values in
      array after one another
4 addi x31, x0, 0 #initializing i = 0 to loop through array to
       enter values.
addi x28, x0, 6 #temporary reg for checking length
7 #The code below is to intialize random values in the array
8 Array:
      sw x11, 0x100(x30) #store values in array
      addi x31, x31, 1 #performs i = i + 1
11
      addi x30, x30, 4 #offset + 4 to jump to next memory
          address to store value
      addi x11, x11, -1 #subtracting 1 to add next value in
13
          array (6->5->4...)
      beq x28, x31, filled #if i = size of array, stop.
      beq x0, x0, Array
15
17 filled:
18
19 #After the above code, the array is [6,5,4,3,2,1]
addi x30, x0, 0 #i = 0 (for i loop)
22 addi x31, x30, 0 \#j = 0
addi x29, x0, 0 #for offset calculation
addi x11, x0, 6 #condition to check if i = size of array
26 #Code below is for 1st i loop
27
28 I_Loop:
29
      beq x11, x30, Sorted #if i = size of array, array has
          been sorted
      add x10, x29, x0
                        \#assigning\ min\_index = i
31
      addi x31, x30, 1 # j = j + 1
32
      addi x28, x29, 4 #jump to next address
33
35 #Code below is for nested j loop
36 J_Loop:
37
      beg x31, x11, Swap
38
      lw x15, 0x100(x28) #load Array[j]
```

```
lw x16, 0x100(x10) #load Array[min_index]
40
      blt x15, x16, If \#if \ Array[j] < Array[min_index]
41
42
      #The code below it to iterate through the jth loop
43
44
      return:
45
46
      addi x31, x31, 1 #perform j = j + 1
47
      addi x28, x28, 4 #jump to next address
48
      beq x0, x0, J_Loop #jump to nested j loop
49
50
      #The code below is to iterate through ith loop.
51
52
      jump_back:
53
      addi x30, x30, 1 #perform i = i + 1
      addi x28, x28, 4 #jump to next address
56
      beq x0, x0, I_Loop #jump to first i loop.
57
58
59
  #Code below is for min_index = j line.
60
61 If:
62
      addi x10, x28, 0 #assign min_index = j
63
      beq x0, x0, return #jump back to j loop
65
  #Code below is to perform swapping
66
67
68 Swap:
69
      lw x13, 0x100(x10) #load Array[min_index]
70
      lw x14, 0x100(x29) #load Array[i]
71
72
      sw x13, 0x100(x29) #Array[min_index] = Array[i]
      sw x14, 0x100(x10) #Array[i] = Array[min_index]
73
      addi x29, x29, 4 #add 4 in x29 so that it doesnot
74
          include sorted value
      beq x0, x0, jump_back
75
77 Sorted:
```

Listing 1: Selection Sort Assembly code

1.2 Selection Sort Python Code

```
def selectionSort(array, size):

for ind in range(size):
    min_index = ind
```

```
for j in range(ind + 1, size):
    # select the minimum element in every iteration
    if array[j] < array[min_index]:
        min_index = j
    # swapping the elements to sort the array
    (array[ind], array[min_index]) = (array[min_index],
        array[ind])</pre>
```

Listing 2: Selection Sort Python Code (Taken from GeeksforGeeks)

1.3 Selection Sort on Venus Simulator

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	01	00	00	00
0x00000110	02	00	00	00
0x0000010c	03	00	00	00
0x00000108	04	00	00	00
0x00000104	05	00	00	00
0x00000100	06	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 1: Image of Memory before Sorting

Address	+0	+1	+2	+3
0x00000120	00	00	00	00
0x0000011c	00	00	00	00
0x00000118	00	00	00	00
0x00000114	06	00	00	00
0x00000110	05	00	00	00
0x0000010c	04	00	00	00
0x00000108	03	00	00	00
0x00000104	02	00	00	00
0x00000100	01	00	00	00
0x000000fc	00	00	00	00
0x000000f8	00	00	00	00
0x000000f4	00	00	00	00
0x000000f0	00	00	00	00

Figure 2: Image of Memory after Sorting

2 Design Modules

2.1 RISC-V Processor

```
'timescale 1ns / 1ps

module risc5processor(

input clk,

input reset,

output wire [63:0] PC_In,

output wire [63:0] PC_Out, // Instruction address

output wire [31:0] instruction,

output wire [4:0] rs1,

output wire [4:0] rs2,

output wire [4:0] rd,
```

```
output wire [63:0] WriteData,
12
      output wire [63:0] readData1,
13
      output wire [63:0] readData2,
14
      output wire [63:0] imm_data,
15
      output wire [63:0] Result,
      output wire ZERO,
17
      output wire [63:0] Read_Data,
18
      output wire [6:0] opcode,
19
      output wire [2:0] funct3,
20
      output wire [6:0] funct7,
21
      output wire Branch,
22
      output wire MemRead,
23
      output wire MemtoReg,
24
      output wire MemWrite,
25
      output wire ALUSrc,
26
      output wire Regwrite,
27
      output wire [63:0] ele1,
28
      output wire [63:0] ele2,
29
      output wire [63:0] ele3,
30
      output wire [63:0] ele4,
31
      output wire [63:0] ele5,
      output wire [63:0] ele6
33
      );
34
      wire [63:0] out1;
      wire [63:0] out2;
37
      wire [1:0] ALUOp;
38
      wire [3:0] Operation;
39
      wire [63:0] data_out;
40
41
      //The code below is for program counter to go to next
42
          address
      Program_Counter pc (clk,reset, PC_In, PC_Out);
43
44
      //Add +4 to previous instruction for next instruction
45
      Adder add1 (PC_Out, 64'd4, out1);
46
47
      //Code below is for instruction memory instantiation
      Instruction_Memory insmem (PC_Out, instruction);
49
50
      //Code below is for instruction parser instantiation
      InsParser inspar (instruction, opcode, rd, funct3, rs1,
          rs2, funct7);
53
      //Code below is for control unit instantiation
54
      Control_Unit conunit (opcode, Branch, MemRead, MemtoReg,
           MemWrite, ALUSrc, Regwrite, ALUOp);
56
      //Code below is for register file instantiation
57
      registerFile regf (WriteData, rs1, rs2,rd, Regwrite, clk
```

```
, reset, readData1, readData2);
59
      //Code below is for immediate generator instantiation
60
      ImmGen immgen (instruction, imm_data);
61
      //Code below is for alu control instantiation
      ALU_Control ALUcont (ALUOp, {instruction[30],
          instruction[14:12]}, Operation);
65
      //Code below is for ALU mux instantiation to choose imm
         data/readdata2
      Mux ALUs (readData2, imm_data, ALUSrc, data_out);
67
68
      //Code below is for ALU instantiation
      ALU_64_bit ALU (readData1, data_out, Operation, Result,
70
         ZERO);
71
      //Code below is for data memory instantiation
72
      Data_Memory datamem (Result, readData2, clk, MemWrite,
73
         MemRead, Read_Data, ele1, ele2, ele3, ele4, ele5,
         ele6);
      //Code below is for data memory mux instantiation to
          select between alu result or read data for R-type/S-
          type/I-type ins
      Mux memreg (Result, Read_Data, MemtoReg, WriteData);
76
77
      //Code below is for branch adder instantiation to add
78
          branch and prev instruction address.
      Adder add2 (PC_Out,(imm_data << 1),out2);
79
      //code below is for program counter mux instantiation to
           select between adder +4 instruction or branch ins
      Mux PCs (out1, out2, (Branch & ZERO), PC_In);
84 endmodule
```

Listing 3: RISC-V Design Module Code

3 Simulation Sources

```
timescale 1ns / 1ps

module risc5tb();

reg clk;

reg reset;

wire [63:0] PC_In;

wire [63:0] PC_Out;
```

```
wire [31:0] instruction;
8
       wire [4:0] rs1;
9
      wire [4:0] rs2;
10
      wire [4:0] rd;
11
      wire [63:0] WriteData;
      wire [63:0] readData1;
13
      wire [63:0] readData2;
14
      wire [63:0] imm_data;
15
      wire [63:0] Result;
16
      wire ZERO;
      wire [63:0] Read_Data;
      wire [6:0] opcode;
19
      wire [2:0] funct3;
20
      wire [6:0] funct7;
21
      wire [63:0] ele1;
      wire [63:0] ele2;
23
      wire [63:0] ele3;
24
      wire [63:0] ele4;
25
      wire [63:0] ele5;
26
      wire [63:0] ele6;
27
      wire Branch;
28
      wire MemRead;
29
      wire MemtoReg;
30
      wire MemWrite;
31
      wire ALUSrc;
32
      wire Regwrite;
33
34
      //Instantiating RISC V processor
35
      {\tt risc5processor\ processor\ (clk,\ reset,\ PC\_In,\ PC\_Out,}
36
           instruction, rs1, rs2, rd, WriteData, readData1,
          readData2, imm_data, Result, ZERO, Read_Data, opcode,
            funct3, funct7, Branch, MemRead, MemtoReg, MemWrite,
           ALUSrc, Regwrite, ele1, ele2, ele3, ele4, ele5, ele6
          );
37
           initial
38
               begin
39
               clk = 1, b0;
40
               reset = 1'b1;
41
                   #10
42
               reset = 1'b0;
43
               end
44
45
46
               always
47
               begin
48
                   #5
                    clk = ~clk;
49
50
51
```

52 endmodule

Listing 4: RISC-V Simulation Source Code