
# Digital Logic Design Chapter 4

Combinational Logic

### Combinational Circuits

Output is function of input only (present combination of inputs).

i.e. no feedback




When input changes, output may change (after a delay)

### Combinational Circuits


#### Analysis

- Given a circuit, find out its *function*
- Function may be expressed as:
  - » Boolean function
  - » Truth table





### Design

- Given a desired function, determine its circuit
- Function may be expressed as:
  - » Boolean function
  - » Truth table




Boolean Expression Approach







A B C	$F_{f}$	$F_2$
0 0 0	0	0




ABC	$F_{j}$	$F_2$
0 0 0	0	0
0 0 1	1	0




ABC	$F_{I}$	$F_2$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0




ABC	$F_{I}$	$F_2$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1




A B C	$F_{j}$	$F_2$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0



ABC	$F_{I}$	$F_2$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0
1 0 1	0	1



A B C	$F_{I}$	$F_2$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0
1 0 1	0	1
1 1 0	0	1



 $F_{1}=AB'C'+A'BC'+A'B'C+ABC$   $F_{2}=AB+AC+BC$ 

### Design Procedure

- Given a problem statement:
  - Determine the number of *inputs* and *outputs*
  - Derive the truth table
  - Simplify the Boolean expression for each output
  - Produce the required circuit


#### Example:

Design a circuit to convert a "BCD" code to "Excess 3" code


### Design Procedure

#### ■ BCD-to-Excess 3 Converter


A B C D	w x y z
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1000
0 1 1 0	1001
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x x
1011	x x x x x
1 1 0 0	x x x x x
1 1 0 1	x x x x x
1 1 1 0	x x x x x
1111	x x x x








$$y = C'D' + CD$$



$$x = B'C+B'D+BC'D'$$




$$z = D'$$

### Design Procedure

#### ■ BCD-to-Excess 3 Converter

A B C D	w x y z
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x x
1011	x x x x x
1 1 0 0	x x x x x
1 1 0 1	x x x x x
1 1 1 0	x x x x x
1111	x x x x




$$w = A + B(C+D)$$


$$x = B'(C+D) + B(C+D)'$$

$$z = D'$$

### Seven-Segment Decoder

w x y z	abcdefg
0 0 0 0	1111110
0 0 0 1	0110000
0 0 1 0	1101101
0 0 1 1	1111001
0 1 0 0	0110011
0 1 0 1	1011011
0 1 1 0	1011111
0 1 1 1	1110000
1 0 0 0	1111111
1 0 0 1	1111011
1 0 1 0	x x x x x x x x
1 0 1 1	x x x x x x x x
1 1 0 0	x x x x x x x x
1 1 0 1	x x x x x x x x
1 1 1 0	x x x x x x x x
1111	x x x x x x x x





$$a = w + y + xz + x'z'$$



$$b = \dots$$

$$c = \dots$$


$$d = \dots$$

Digital Logic Design


#### Half Adder

- ◆ Adds 1-bit plus 1-bit
- Produces Sum and Carry

	x
+	y
$\overline{C}$	5



xy	S C
0 0	0 0
0 1	1 0
1 0	1 0
1 1	0 1





#### ■ Full Adder


- ◆ Adds 1-bit plus 1-bit (carry from the previous position)
- Produces Sum and Carry

xyz	S C
0 0 0	0 0
0 0 1	1 0
0 1 0	1 0
0 1 1	0 1
1 0 0	1 0
1 0 1	0 1
1 1 0	0 1
1 1 1	1 1

			IJ	v
	0	1	0	1
$\boldsymbol{x}$	1	0	1	0
		\ \hat{4}	7	










$$C = xy + xz + yz$$






□ Full Adder = Two half adder + OR gate






### Carry Propagate Adders



### Binary Subtractor


Use 2's complement with binary adder

$$A - y = x + (-y) = x + y' + 1$$




### Binary Adder/Subtractor


#### ■ *M*: Control Signal (Mode)



### Carry and Overflow



■ Signed Numbers: 2's Complement Numbers (overflow may occur if the two numbers added are *both* positive or negative.)



- 4-bits plus 4-bits
- Operands and Result: 0 to 9

+	<b>X</b> <sub>3</sub>	<b>X</b> <sub>2</sub>	$\boldsymbol{X_1}$	$X_{0}$
+	<b>Y</b> <sub>3</sub>	<b>Y</b> <sub>2</sub>	<b>Y</b> <sub>1</sub>	<b>Y</b> <sub>0</sub>

Cy  $S_3$   $S_2$   $S_1$   $S_0$ 

X+Y	$x_3 x_2 x_1 x_0$	<i>y</i> <sub>3</sub> <i>y</i> <sub>2</sub> <i>y</i> <sub>1</sub> <i>y</i> <sub>0</sub>	Sum	Cy	$S_3S_2S_1S_{\theta}$
$\theta + \theta$	0 0 0 0	0 0 0 0	= 0	0	0 0 0 0
0+1	0 0 0 0	0 0 0 1	= 1	0	0 0 0 1
0+2	0 0 0 0	0 0 1 0	= 2	0	0 0 1 0
0+9	0 0 0 0	1 0 0 1	= 9	0	1001
1+0	0 0 0 1	0 0 0 0	= 1	0	0 0 0 1
1+1	0 0 0 1	0 0 0 1	= 2	0	0 0 1 0
1+8	0 0 0 1	1 0 0 0	= 9	0	1001
1+9	0 0 0 1	1 0 0 1	=A	0	1010
2+0	0 0 1 0	0 0 0 0	= 2	0	0 0 1 0
9+9	1 0 0 1	1 0 0 1	= 18	1	0 0 1 0

Invalid Code


Wrong BCD Value

0001 1000

<i>X+Y</i>	$x_3x_2x_1x_0$	<i>y</i> <sub>3</sub> <i>y</i> <sub>2</sub> <i>y</i> <sub>1</sub> <i>y</i> <sub>0</sub>	Sum	Су	$S_3S_2S_1S_0$	Required BCD Output	Value	
9+0	1 0 0 1	0 0 0 0	<i>= 9</i>	0	1001	0 0 0 0 1 0 0 1	= 9	
9+1	1001	0 0 0 1	= 10	0	1 0 1 0	0 0 0 1 0 0 0 0	= 16	×
9+2	1 0 0 1	0 0 1 0	= 11	0	1011	0 0 0 1 0 0 0 1	= 17	x
9+3	1 0 0 1	0 0 1 1	= 12	0	1 1 0 0	0 0 0 1 0 0 1 0	= 18	×
9+4	1 0 0 1	0 1 0 0	= 13	0	1 1 0 1	0 0 0 1 0 0 1 1	= 19	×
9 + 5	1 0 0 1	0 1 0 1	<i>= 14</i>	0	1110	0 0 0 1 0 1 0 0	= 20	×
9+6	1 0 0 1	0 1 1 0	= 15	0	1111	0 0 0 1 0 1 0 1	= 21	×
9 + 7	1 0 0 1	0 1 1 1	<i>= 16</i>	1	0 0 0 0	0 0 0 1 0 1 1 0	= 22	x
9 + 8	1 0 0 1	1 0 0 0	<i>= 17</i>	1	0 0 0 1	0 0 0 1 0 1 1 1	= 23	x
9+9	1 0 0 1	1 0 0 1	<i>= 18</i>	1	0 0 1 0	0 0 0 1 1 0 0 0	= 24	x
							<b>4</b>	
								-
						_ /		
					<b>→</b>	+6		


- Correct Binary Adder's Output (+6)
  - If the result is between 'A' and 'F'
  - ♦ If Cy = 1 (result grater than 'F')

$S_3S_2S_IS_{\theta}$	Err
0 0 0 0	0
1 0 0 0	0
1 0 0 1	0
1 0 1 0	1
1 0 1 1	1
1 1 0 0	1
1 1 0 1	1
1110	1
1111	1



$$Err = S_3 S_2 + S_3 S_1 + C_y$$

$$Err = S_3 S_2 + S_3 S_1 + C_y$$



### Home Work (7)

Digital Design (4<sup>th</sup>)- Morris Mano-Page <u>175</u>-Problems:

- 4.4
- 4.5
- 4.6 (a)
- 4.7 (a)
- 4.10
- 4.12
- 4.22

# Magnitude Comparator

- Compare 4-bit number to 4-bit number
  - ◆ 3 Outputs: < , = , >

$$x_{3} = \overline{A}_{3} \overline{B}_{3} + A_{3} B_{3}$$

$$x_{2} = \overline{A}_{2} \overline{B}_{2} + A_{2} B_{2}$$

$$x_{1} = \overline{A}_{1} \overline{B}_{1} + A_{1} B_{1}$$

$$x_{0} = \overline{A}_{0} \overline{B}_{0} + A_{0} B_{0}$$

$$(A = B) = x_{3} x_{2} x_{1} x_{0}$$

$$(A > B) = A_{3} \overline{B}_{3} + x_{3} A_{2} \overline{B}_{2} + x_{3} x_{2} A_{1} \overline{B}_{1} + x_{3} x_{2} x_{1} A_{0} \overline{B}_{0}$$

$$(A < B) = \overline{A}_{3} B_{3} + x_{3} \overline{A}_{2} B_{2} + x_{3} x_{2} \overline{A}_{1} B_{1} + x_{3} x_{2} x_{1} \overline{A}_{0} B_{0}$$

# Magnitude Comparator





Fig 4.17 : Four-bit magnitude Comparator

### Magnitude Comparator


□ Expandable to more number of bits



### Decoders


- Extract "*Information*" from the code
- Binary Decoder
  - Example: 2-bit Binary Number

Only *one* lamp will turn on




### Decoders

#### ■ 2-to-4 Line Decoder



$I_I I_0$	$Y_{\mathfrak{Z}}$	$Y_2$	$Y_{j}$	Y
0 0	0	0	0	1
0 1	0	0	1	0
1 0	0	1	0	0
1 1	1	0	0	0




$$Y_3 = I_1 I_0$$


$$Y_1 = \bar{I}_1 I_0$$

$$Y_2 = I_1 \, \overline{I}_0$$
$$Y_0 = \overline{I}_1 \, \overline{I}_0$$

### Decoders









#### Decoders


• "Enable" input used to control the circuit operation



E	1, 10	$Y_3 Y_2 Y_1 Y_0$
0	x x	0 0 0 0
1	0 0	0 0 0 1
1	0 1	0 0 1 0
1	1 0	0 1 0 0
1	1 1	1 0 0 0



#### Decoders



#### Decoders

#### Active-High / Active-Low


$y_{\alpha}$ $y_{\alpha}$ $y_{\gamma}$	7	1.10	$Y_{\alpha}$ $Y_{\alpha}$	$V_{\perp}V_{\perp}$	
		0 0	<u> </u>	1 0	
0001		0 0	II	1 0	
0 0 1 0		0 1	1 1	0 1	
0 1 0 0		1 0	1 0	1 1	$Y_3$
1 0 0 0		11	0 1	1 1	$Y_2$
Decoder No.		Binary Decoder			NAND instead of AND
				$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

### Implementation Using Decoders

- Each output is a minterm  $(x^y^z = Y_0)$
- All minterms are produced
- To implement a Boolean function sum the required minterms.
  - ◆ Example: Full Adder


» 
$$S(x, y, z) = \sum (1, 2, 4, 7)$$

» 
$$C(x, y, z) = \sum (3, 5, 6, 7)$$



#### **Encoders**

- Put "*Information*" into code
- Binary Encoder
  - ♦ Example: 4-to-2 Binary Encoder



Only one
switch
should be
activated
at a time

$x_3$	<i>x</i> <sub>2</sub>	$x_I x_{\theta}$	<i>y</i> 1 <i>y</i> 0
0	0	0 1	0 0
0	0	10	0 1
0	1	0 0	1 0
1	0	0 0	1 1


If <u>two</u> inputs are active simultaneously, the output produces an <u>undefined</u> combination

#### Encoders

■ Eight inputs Encoder (8-to-3)

17	16	<u>I</u> 5	14	<u> </u>	12	$I_I$	10	$Y_2$	$Y_{I}$	$Y_{\theta}$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0		1	0
1	0	0	0	0	0	0	0	1	1	1


$$Y_2 = I_7 + I_6 + I_5 + I_4$$
  
 $Y_1 = I_7 + I_6 + I_3 + I_2$   
 $Y_0 = I_7 + I_5 + I_3 + I_1$ 




### **Priority Encoders**


- The operation of the priority encoder is such that *if two or more* inputs are equal to (1) at the same time, the input having the *highest* priority will take precedence.
- V is a valid bit indicator, that is set to 1 when one or more inputs are equal to 1


$I_3 I_2 I_1 I_0$	$Y_I Y_0 V$
0 0 0 0	0 0 0
0 0 0 1	0 0 1
$0 \ 0 \ 1 \ x$	0 1 1
0 1 x x	1 0 1
1 x x x	1 1 1






#### Encoder / Decoder Pairs








■ 2-to-1 MUX




■ 4-to-1 MUX








Digital Logic Design




#### Quadruple 2-to-1 MUX



#### Example


$$F(x, y) = \sum (0, 1, 3)$$



#### Example

$$F(x, y, z) = \sum (1, 2, 6, 7)$$

<i>X</i> *	y	Z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




Example Implement  $F(x, y, z) = \sum (1, 2, 6, 7)$  using four-to-one Mux

xyz	F		
0 0	0		$z - I_{\varrho}$
0 0 1	1	F=z	$\overline{z} - I_{I MUX Y} = F$
0 1 0	1		$0 - I_2$
0 1 1	0	$F = \overline{z}$	$1 - I_3 S_1 S_0$
100	0	F=0	
1 0 1	0		$\boldsymbol{x}$ $\boldsymbol{y}$
1 1 0	1	F=1	
1 1 1	1		

#### Example


Implement  $F(A, B, C, D) = \sum (1, 3, 4, 11, 12, 13, 14, 15)$  using 8-to-1 Mux.


A B C D	F	
$\begin{bmatrix} 0 & 0 & 0 \end{bmatrix} 0$	0	F = D
$\begin{bmatrix} 0 & 0 & 0 \end{bmatrix} 1$	1	$\int I' - D'$
$\begin{bmatrix} 0 & 0 & 1 \end{bmatrix}$	0	F = D
0 0 1 1	1	
0 1 0 0	1	$F = \overline{D}$
0 1 0 1	0	
0 1 1 0	0	F = 0
0 1 1 1	0	<b>J 1</b> - 0
1  0  0	0	
1 0 0 1	0	F = 0
1  0  1  0	0	F = D
$\begin{bmatrix} 1 & 0 & 1 \end{bmatrix} 1$	1	
1  0  0	1	F=1
1 1 0 1	1	了
1 1 1 0	1	<b>F</b> =1
1 1 1 1	1	<b>5</b>





Digital Logic Design

### Multiplexer Expansion











$S_I S_{\theta}$	$Y_{\mathfrak{Z}}$	$Y_2$	$Y_I$	$Y_{\theta}$
0 0	0	0	0	I
0 1	0	0	I	0
1 0	0	I	0	0
1 1	I	0	0	0

### Multiplexer / DeMultiplexer Pairs




#### DeMultiplexers vs Decoders




#### Three-State Gates


■ Tri-State Buffer



CA	<u>/</u>
0 x	Hi-Z
1 0	0
1 1	1


**■** Tri-State Inverter






Graphic symbol for a three-state buffer

#### Three-State Gates



#### Three-State Gates



### Home Work (8)

Digital Design (4<sup>th</sup>)- Morris Mano-Page <u>175</u>-Problems:

4.21

4.26

4.27

4.32

4.33

# تم بحمد الله