Spring Semester 2014-15

Feedback for EEE335, Integrated Electronics

General Comments:

Students' attempts at this paper were hampered because very few people did Q2 – despite it being straightforward.

Question 1:

This question was relatively well answered. Many people correctly derived the circuit (in various forms). However, in some cases, people made silly mistakes in the algebraic manipulations needed. $CD \neq C.D.$ I tried to mark each section based on the correctness of what a student had done relative to what they believed they were doing. So, for example, if they had made a mistake in the logic function but then implemented the logic function correctly then they would get marks.

Question 2:

So few people did this question that it is difficult to make sense of what they had done. However, in the main, in part ai), people got the mode of the transistor wrong (it's saturated) and/or the equation for I_D and then did not recognize that all they had to do was equate it with CdV_{out}/dt and then integrate to find V_{out} .

Question 3:

Part ai) was book work and most students did well with it. aii) could be worked out by formula (many students did this) but also just from physical intuition – the triode region is defined as a $V_{DS less}$ than V_{OV} , which could evidently become the case if V_{OV} is doubled.

bi) produced all sorts of strange small signal models. It was clear which students had attempted the tutorial sheets as there are plenty of examples of deriving the small signal model in there... bii) and biii) were generally tackled well. biv) had the classic mistake: label-less or incorrectly labelled axes!

Question 4:

Part a) was book work but students do always seem to struggle on these descriptive questions - it's as important to understand the terms involved in a subject as to be able to apply some of the relevant equations. Part b) was perhaps a little trickier but I was pleased with how well students did here. Part c) was less well attempted, with a lot of students confused by the PMOS transistors, which are 'upside down' compared to the NMOS devices.