
Power Amphiers

- typical circuit topology



- T, + T. form a "differential amplifies" or "kng tailed pair". It behaves like the differential input of an op-amp (V; = v" and v; = v") and as in the case of the op-amp, because the open loop amplifier gain is high, v; z v;. The gam of this first stage is typically between 2 and 10 %.

- To is a common emitter voltage gain stage.
A high voltage gain is obtained by providing
To with a high impedance collector load, hence
the current source in the collector circuit.
The gain of this stage is typically between

- VB is a floating voltage source which interacts with the base-emitter junctions of T4 = T5, and their associated resistors Re, - Rez, to control the bias current through the output stage, and hence control crossouer reflects.

- T4 + T5 and ontput emitter followers. T4 does the work (ie supplies the current) on positive output half cycles whilst T5 deals with the negative half cycles. In this way, the load is driven by a low output impedance in both polarities of output voltage.

The bias control circuit in a little mone detail is

V_B is set by a circuit known as a "V_{BE} multiplier" - a very common arrangement in both power amplifier and op-amp output stage biassing.

To always conducts so VBEG will be more or less constant : IR4 = VOEG Ru

and IR3 = IR4 if IB6 is regligible

 $\therefore V_{R3} = I_{R3}R_3 = I_{R4}R_3 = \frac{\sqrt{geb}}{R_{-}}, R_3$

and $V_3 = V_{R3} + V_{R4} = V_{0E6}R_3 + V_{0E6} = V_{0E6}\left[\frac{R_3 + R_4}{R_4}\right]$

this is the factor that multiplies Voes

The quescent output current, Iq is controlled by Re, - Rez since the voltage across Re, + Rez is controlled by V8

 $V_{G} = V_{GE4} + I_{q}R_{E1} + I_{q}R_{E2} + V_{GE5}$ $= I_{q}(R_{E1} + R_{E2}) + 2V_{GE}$

or Ia = $\frac{V_B - 2V_{BE}}{Re_1 + Re_2}$ = "quiescent" or "no signal" bias current through the output stage.

Note that if the transisters heated up, In would tend to increase since $V_B - 2V_{BE}$ would minease. If Rei and Rei do not exist, the value of In is uncontrolled and increases in temperature lead to increases in In which lead to further increases in temperature.... and so on. The process is known as "thermal runaway" and is usually destructive.

The presence of Rei + Rez limit thermal runaway to manageable proportions by their negative feedback action and the effects of temperature changes on Iq can be almost eliminated by making sure that VBEG (the VBE that controls VB) accurately tracks VBE4 and VBE5 in temperatuse.

Amphier Classes

An amphifier with a curcuit shape as shown on page 1 is often referred to as "push pull" or double sended". Single ended amplifiers were used in the days of values but are almost unheard of in transister circuitry. The following comments apply to push-pull amplifiers unless otherwise stated....

The class of amplifier describes either the way it is braised or the way it works. There are four main classes:-

These three describe different output stage bias conditions for the output circuit of Class A Class B page 1. Class C This is a completely different type of Class D. amplifier.

Class A Both output devices are brased so that they are active throughout a signal cycle.

- Very good linearity

The output devices one never on Class B together and never off together - ie top transister does the tue half eycles and bottom transister the -ue ones.


- good linearity
- good efficiency
The output transisters are both off for most of a signal cycle,

- poor linearity because of extreme crossover distortion

- excellent efficiency - only useful for RF circuits. Class D. This is a completely different approach to amplification involving switching transistors and pulse width modulation.

- reasonable linearity - excellent efficiency.

There are also a number of intermediate classes between A and B which have various ranges of input signal for which both transistors conduct. Such intermediate classes (usually called AB) operate at Class A for low level signals and approach Class B for large amplitude signals. The collector currents and output voltage for the three amplifier classes A, B and C are...




ILPH for A = 2 x ICPA :. VOAp = 2 ICPA . R.

ILPK for B = ICPB : VOBP = ICPB . RL

Iuph for C = Iupc :. Vocp = Iupc . Ru,

Crossover distortion is the non-linearity caused when conduction transfers from the top transistor to the bottom or vice versa.

Class D works by switching between the power supplies at a frequency that is high compared to the maximum frequency of interest. The ratio of high time to low time is varied pulse width modulation) to vary the average voltage reaching the load......




Note: Vi is not drawn to scale - usually Vick Vo.


This type of amphisis is very efficient because the output transistors are either on (ie large Ic but small voltage drop) or off (ie large voltage drop but small Iz) so the VI product for the output devices is always small.

Power Dissipation in Class B Amphifiers.

- Class B commonest - usually with a very small In (making it class A for very small signals). The In is usually sufficiently small to have a negligible effect on power dusipation in the output devices.



Vpm = max value of peak wad voltage that the amphiber can support. Sometimes Vpm & Vs.



To find power dissipated in Ty

$$V_{C4} = V_3$$

 $V_{E4} \approx V_L = V_p Sm \omega t$

... voltage drop across Ty is Veey = Vey - Vey = Vs - Vpsmwt

$$P_{D} = \frac{1}{T} \int_{0}^{T} V(t) I(t) dt$$

$$= \frac{1}{2\pi/\omega} \int_{0}^{\pi/\omega} (v_{s} - v_{p} \sin \omega t) (I_{Lp} \sin \omega t) dt$$

note that the integral is performed over 0 to T/w. Between 200 and Tw, I'e) = 0 so it is pointless to integrate that bit but the averaging is still over a cycle, hence the 1/200 before the integral.

$$I_{Lp} = \frac{V_{P/R_{L}}}{2\pi}$$

$$50 P_{D} = \frac{\omega}{2\pi} \int_{0}^{\pi/\omega} (V_{S} - V_{P} \sin \omega t) (\frac{V_{P}}{R_{L}} \sin \omega t) dt$$

$$= \frac{\omega}{2\pi} \int_{0}^{\pi/\omega} \frac{V_{S} V_{P} \sin \omega t}{R_{L}} dt - \frac{\omega}{2\pi} \int_{R_{L}}^{\pi/\omega} \frac{V_{P}^{2} \sin^{2} \omega t}{R_{L}} dt$$

$$= \frac{V_{S} V_{P}}{\pi R_{L}} - \frac{V_{P}^{2}}{4R_{L}}$$

$$= \frac{V_{S} V_{P}}{\pi R_{L}} - \frac{V_{P}^{2}}{4R_{L}}$$

$$= \frac{V_{S} V_{P}}{\pi R_{L}} - \frac{V_{P}^{2}}{4R_{L}}$$

This is the difference between a linear and a quadratic term and so will have a maximum value somewhere....

$$\frac{dP_0}{dV_p} = \frac{V_s}{\pi R_L} - \frac{2V_p}{4R_L} = C \text{ for max}$$
ie P_0 max when $V_p = \frac{2V_s}{\pi}$

.. max PD is

$$P_{DM} = V_{5} \left(\frac{2V_{5}}{\pi}\right) - \left(\frac{2V_{5}}{\pi}\right)^{2} = \frac{2V_{5}^{2}}{\pi^{2}R_{L}} - \frac{4V_{5}^{2}}{4\pi^{2}R_{L}}$$

$$= \frac{V_{5}^{2}}{\pi^{2}R_{L}}.$$

Note that this is the power dissipated per transistor because the V(k) and I(k) used to evaluate it related to one transistor.

The pomer dissipated in Ts is the same as that dissipated in T4 because of the symmetry of the circuit, ie the wantforms across + through the transisters are identical except for a phase shift. Note that the idea of r.m.s. is inappropriate in this sort of pomer calculation.

An alternative way of finding B

The previous derivation of dissipated pomer was based on the pomer integral of equation 0, the classical way of calculating power dissipation. An alternative is to use arguments based on energy conservation....

Power in = Power out

Total power supplied Power of
by the supplies ± V₃ power

Power Dissipated plus power delivered to load.

ie $P_3 = P_0 + P_1$ $P_3 = \int_0^T V(x) I(x) dx$ $= V_3 \cdot \int_0^T I(x) dx$ $= V_3 \cdot I_{AVE}$ $= V_3 \cdot I_{P/\Pi}$ $= V_3 \cdot V_P$ $= V_3 \cdot V_P$ $= V_3 \cdot V_P$ $= V_3 \cdot V_P$ and since there are two supplies... $P_3 = \frac{2V_3 \cdot V_P}{\pi V_P}$

P_ = $\frac{V_{r.m.s}}{R_{\perp}}$ = $\frac{V_p^2}{2R_{\perp}}$ Note that r.m.s

can be used

here because

the waveform is

sinusoidal and
the load is a

linear resister

hence $\frac{2V_{S}V_{P}}{\pi R_{L}} = \frac{P_{D}}{D} + \frac{V_{P}^{2}}{2R_{L}}$ or $P_{O} = \frac{2V_{S}V_{P}}{\pi R_{L}} - \frac{V_{D}^{2}}{2R_{L}}$

This is the same as equation @ in the previous derivation except that Po is now the total dissipation - handly surprising since Ps is the total power supplied and PL is the total Load permer.

Proceeding as before gives:- $P_{OM} = \frac{2V_s^2}{\pi^2 R}$, for both devices (ie V5/112RL per device).

NOTES - Max dissipation does not necessarily

- These relationships are different for different waveshapes

- Neatsink requirements must be specified on basis of meximum power dissipation.

Choosing a value for Vs.

Supply voltage Vs depends on:

- required maximum output power

- load resistance
- waveform of interest (eg Sinusiod, triangle, etc.)
- minimum voltage difference between Vs and
the maximum peak output voltage, Vpm.

If it's is bigger than it needs to be, energy will be wasted.

het maximum load power required = Pim load sesistance (V5 - Vpm) = VDIFF waneshape * Simusoid

$$P_{Lm} = \frac{V_{r,m,s,max}}{R_L} = \frac{V_{pm}^2}{2R_L}$$

:. Vpm = = 1/2 R_ P_m

$$\therefore V_5 = \pm \left[\sqrt{2R_L P_{Lm}} + V_{DIFF} \right]$$

= ± \(\frac{1}{2R_LP_{Lm}} \) if \(V_{OIFF} = 0 \), ie if the output devices work normally to \(V_{CE} = 0 \).

Defining the peak and average current that the supply must be capable of delivering.

The supply current, I_s , is a half want sectified version of the load current for each supply as shown on page 6.

The largest peak current I spm is given by Ohms law as

$$I_{Lpm} = \frac{V_{pm}}{R_L} \approx \frac{V_S}{R_L} \quad \text{if } V_{DIFF} = C$$

The average value of a half wave rectified sinusoid with an amplitude I spm is:

$$I_{AVE} = \frac{I_{Lpm}}{\pi} = \frac{V_{pm}}{\pi R_{L}} \approx \frac{V_{s}}{\pi R_{L}} \text{ if } V_{DIFF} = 0.$$

WARNING You need to think carefully for a particular application about which of the peak or the average value is the appropriate one to use. eg if the amphibin works down to de (OHZ), I ave is equal to I under some circumstances.

Removing the dissipated thermal energy

- done using a heatsink

- air cooled by convection, forced air (fam)

cooled, water cooled, etc depending on


amount of power to be semoned.


- heatsmls speafied by "thermal senstance"

which has the units oc/w

- ie if you know how many watts are passing through a thermal resistance you can easily work out the temperature difference across it.

Thermal Structure of device + heatsink.





T; = junction temp.

Tc = case temp.

Ts = sink temp.

TA = ambient temp.

Osa = sink to air (ambient) therm. us.


The relationships are intritue and straightforward:

 $T_{S} = P_{DM} Q_{SA} + T_{A}$ $T_{C} = P_{DM} Q_{CS} + T_{S} = P_{DM} Q_{CS} + P_{DM} Q_{SA} + T_{A}$ $T_{J} = P_{DM} Q_{JC} + T_{C} = P_{DM} Q_{JC} + P_{DM} Q_{CS} + T_{S}$ $= P_{DM} Q_{JC} + P_{DM} Q_{CS} + P_{DM} Q_{SA} + T_{A}$

You must use Pom, the maximum power dissipation, and Ta must be the maximum expected ambient temperature. The limits are usually Tj (typically 120°C to 150°C — figure given in manufacturers data) and Ts. The limit on Ts is simply to prevent overheating of components near

the heatsink and to prevent burn myures to operators. (many devices are happy at 100°C, humans, regretfully, are not!)

If these are two (or more) devices mounted on the same heatsink, just extend the model



If T1 + T2 and the output stage of a poner amplifier, Pom = Pom 2.

NOTE An IC amphibis effectively has one junction in thermal terms; Tj is actually the silicon chip temperature. All the power dissipated in the output stage passes through the IC's Oze and Ocs.

This thermal model works reasonably well for most low and medium prequency devices — transistors, rectipies, thyristors, triacs IGBTs, power resistors and many more.