## **Data Provided: NONE**



## The University of Sheffield

## DEPARTMENT OF ELECTRONIC AND ELECTRICAL ENGINEERING

Spring Semester 2004-2005 (2 hours)

**Microsystem Packaging 6** 

Answer THREE questions. No marks will be awarded for solutions to a fourth question. Solutions will be considered in the order that they are presented in the answer book. Trial answers will be ignored if they are clearly crossed out. The numbers given after each section of a question indicate the relative weighting of that section.

- 1. a. Describe:
  - (i) the construction of a plastic dual in-line pin (DIP) package and
  - (ii) its assembly using wave soldering

**(6)** 

**(3)** 

**b.** What is the junction temperature  $T_j$  for a chip dissipating 500mW when packaged in a plastic DIP16 without active cooling? (Notes: use data in Figure 1, assume ambient temperature =  $20^{\circ}$ C)




Figure 1 Thermal resistance of 16-pin DIP package as a function of air velocity from fan (3)

- **c.** What upgrades to the above packaging solution would be needed to keep the junction temperature T<sub>i</sub> of a chip dissipating 2W below 100°C?
- **d.** Why does a ceramic DIP have a lower thermal resistance than a plastic DIP? (2)
- e. Explain the physical factors that govern the data in Figure 1 (6)

EEE6392 TURN OVER

2. Describe the construction of a six-layer glass-epoxy printed circuit board (PCB) a. with through, blind and buried vias. **(8)** The internal layers of a four-layer FR4 PCB are used for power and ground b. planes, whilst the surface layers are used for signals. State the equation for the impedance for a microstrip line and use it to calculate the impedance of a 1mm wide track on a surface layer. ( $\varepsilon_{\rm eff} = 3.5$ ). Comment on the calculated value. **(4)** What is the impedance if the track is realised as a 100µm-wide stripline on a c. polyimide microvia substrate? ( $\varepsilon_{eff} = 4.5$ ) **(4)** d. Discuss the measures that are taken to minimise cross talk between signals in an electronic system. **(4)** 3. Describe the three principal methods used to make electrical connections to IC a. die and their relative advantages and disadvantages. **(6)** Why should impedances be controlled in a high-speed signal path? What are the b. principal sources of parasitic impedance in an IC package? **(4)** Explain the origins of simultaneous switching noise and crosstalk. Describe how c. these two issues in electromagnetic interference may be minimised by appropriate packaging design. **(4)** d. Microprocessor chips generally obey Rents rule for the number of pin Input/Outputs, with Rents constant (K)= 1.5 and Rents Exponent p=0.4. Calculate the number of pin outs for a typical modern microprocessor with  $10^7$  logic gates. If the IC has dimensions 25mm x 25mm, calculate the typical pin separation for (i) a surface mount package with interconnects on all 4 sides and (ii) a ball grid

array. Explain why ball grid arrays offer a viable solution to packaging this type

**(6)** 

of device.

EEE6392 CONTINUED

**(4)** 

- **4.** a. Describe the principal advantages of flip chip packaging of ICs over that of dual in-line packages (DIP).
  - **b.** Describe the special considerations which need to be taken in the packaging of (i) a silicon photodetector and (ii) a fibre coupled telecommunications laser. (5)
  - c. A 1cm<sup>2</sup> chip, dissipating 10W, is epoxy glued to a 5mm thick alumina substrate, which is in turn epoxy glued to a 10mm thick aluminium heat sink, as shown in Figure 4a. The chip temperature needs to be less than 120°C. Assuming linear heat conduction, what is the maximum allowed temperature at the surface of the heat sink? Assume the epoxy is coated to a thickness of 100µm.




Figure 4a Thermal conduction from a Silicon IC to an Al heat sink, via an Alumina (Al<sub>2</sub>O<sub>3</sub>) package

d. A square Aluminium plate heat sink of dimensions 50x50mm is being heated to a temperature of 80°C on one face. Forced convection is maintaining the other face at 20°C. Assuming a heat transfer coefficient (h) =110W/m²K, calculate the total heat transfer from the heatsink. If a single rectangular fin of dimensions L =50mm, W=50mm and T=5mm is now attached to the cooled side (see Figure 4b), calculate the total heat transfer from the finned heatsink. Assume the efficiency of the heat-sink is 0.8




Figure 4b Schematic of finned heat sink (6)

EEE6392 END OF PAPER

(5)