




1a In equilibrium



b Above Threshold



J and I must be continuous.

$$J_D = n(x) q v \quad I_D = \underset{\substack{\uparrow \\ \text{area}}}{A} \times n(x) q v.$$

As the cross section reduces at pinch off $n(x)$ must increase to compensate. Due to the high $n(x)$, Electrons spread out towards the drain (at higher voltage than the gate) and also into the substrate, ~~base~~ producing a broad elongated channel distribution. Lateral fields are very high \rightarrow electrons reach saturation velocity $\rightarrow I_D$ independent (or only weakly dependent) on the drain voltage and is controlled by V_{gs} .

1C.

$f = f_T$ when current gain = 1.

ie when output current = input current

$$\text{Output current} = g_m V_{GS}$$

$$\text{Input} = \omega C_{ox} Z_L \cdot V_{GS}.$$

$$\text{Out/In} = \frac{g_m V_{GS}}{\omega C_{ox} Z_L V_{GS}} \quad \omega = \frac{2\pi}{f}$$

1c cont.

$$\text{Given } g_m = \frac{2\mu C}{L} (V_{GS} - V_T)$$

Substitute in

$$f_T = \frac{g_m}{2\pi C_{ox} L} = \frac{2\mu C_{ox}}{2\pi C_{ox} L} (V_{GS} - V_T)$$

$$f_T = \frac{\mu}{2\pi L^2} (V_{GS} - V_T)$$

Dependent on mobility and $\frac{1}{\text{gate length}^2}$.

State of the art CMOS

SiGe strained channel - electron mobility increased by factor of 2-3.

43/32 nm gate length used. (cf. 90 nm a couple of years ago). Short gate uses EUV lithography advances.

Id.

$$I_D = \frac{2\mu C_{ox}}{L} \left[V_{GS} - V_T - \frac{V_{DS}}{2} \right] V_{DS}$$

$$I_D(2V) - I_D(1V) = 50 \mu A$$

$$= \frac{2\mu C_{ox}}{L} \left[V_{GS}^{2V} - V_{GS}^{1V} \text{ rest cancel} \right] V_{DS}$$


$$= \frac{2\mu C_{ox}}{L} [1] \cdot 0.1$$

$$\mu = \frac{\Delta I_D \cdot L}{2 \cdot C_{ox} \cdot [0.1]}$$

$$\mu = 0.125 \text{ m}^2 \text{V}^{-1} \text{s}^{-1}$$
$$1250 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$$

2a: HBT - wide gap emitter

Through a choice of an appropriate materials system can have $\Delta E_C > \Delta E_V$ (eg: GaAs (AlGaAs)).
lower barrier for electrons than for holes.



E-B Heterojunction 'spike' needs to be graded, otherwise it will act as an addition barrier to I_{En} .

$$2b \quad \beta = \frac{600}{1200} = \frac{\alpha \gamma}{1 - \alpha \gamma}$$

Assume $\alpha = 1$.

$$600(1 - \gamma) = \gamma$$

$$600 - 600\gamma = \gamma$$


$$\gamma = \frac{1200 \cdot 600}{1200 \cdot 601} = 0.998$$

$$I_C / I_E = \alpha \gamma \approx \gamma$$

$$I_C = 4.992 \mu A \quad I_B = 8 nA$$


2c

Bipolar



Vertical Current Flow.
large area w.r.t. device size.

FET



lateral current flow.
Small area. compared to
FET surface area.

Large vertical area for current flow in the Bipolar case is more compatible with higher current density.

f_T for FET is determined by gate length L .
for BJT is determined by base + collector thicknesses.

FET - gate length defined by lithography.

Difficult to have $< 50\text{nm}$ gate length.

BJT - dimensions defined by epitaxy.
in principle easy to have $< 50\text{nm}$ layer dimensions.

BiCMOS - uses CMOS logic gates, but has an additional step which includes bipolar devices on the output stages. Very good compromise compared to separate IC

Advantages - BJT is faster, greater power handling.

Disadvantages - Expensive processing steps, BJT is power hungry.

2d.

Base width = 75nm Collector thickness 200nm

$r_c(\Omega)$	45	22	25.
$r_e(\Omega)$	26	26	30
$r_b(\Omega)$	300	380	120.
$C_{cb}(fF)$	4.0	4.0	5.0
$C_{be}(fF)$	19 ¹⁴	10.5	30 ^{9.6}

$$D_e = \frac{\mu k T}{q} = \frac{0.026}{1} \times \frac{0.03}{WB/2D_e} = 1.3 \times 10^{-3} \text{ m}^2 \text{ s}^{-1}$$

$$T_{BE} = r_e C_{BE} = \frac{0.078}{0.384} \quad \frac{0.0910}{0.273} \quad \frac{0.080p}{0.24}$$

$$T_{BC} = (r_e + r_c) C_{BC} \quad 0.213 \quad 0.168 \quad 0.176$$

$$T_B = \frac{W_B^2}{2D_e} \text{ (ps)} \quad \frac{2.16}{0.96} \quad \frac{2.16}{0.96} \quad \frac{2.16}{0.96}$$

$$T_c = \frac{W_c}{2V_{sat}} \text{ (ps)} \quad 1 \quad 1 \quad 1$$

$$T_{EC} = \sum T_i \text{ (ps)} \quad \frac{3.337}{3.601} \quad \frac{3.601}{3.571}$$

$$f_T = \frac{1}{2\pi T_{EC}} = 42.5, 44.1, 44.5 \text{ GHz}$$

$$f_{max} = \left(\frac{\mu}{8\pi \Gamma_{bb} C_{BC}} \right)^{1/2}$$

$$= 37.5, 20.9, 45.6 \text{ GHz}$$

3a. Moore's law - doubling of no. transistors / IC every 18 months (every 2 years in Moore's original statement). Increase in density comes from continual advancement in lithographic techniques enabling smaller & smaller dimensions.

Moore's law has similar relationships for transistor density, core per transistor, processor speed etc. So in terms of processing performance there should also double in 18mths.

Limitations for the future.

Lithography - although e-beam & x-ray are available, mass production favours EUV (optical) - already pretty much at the limitations of this due to λ .

Power density - struggling with high power dissipation
Not at the limit yet - V could be further reduced.

Physical thickness of oxide $< 20\text{nm}$ QM tunneling - leakage (power dissip)

Short gate - low source to channel barrier height
leaky channel.

Balistic transport regime - problems
($< 20\text{nm}$) with pinch-off - Different design.

Parasitics, Parasitics Parasitics.

b) (i) Voltage - low operating V needed to reduce power dissipation

limited by V_T - with components from interface charge + channel doping

V_T currently $\sim 0.3\text{V}$ needs to be $> 100\text{mV}$ otherwise off state current will be too large. Also logic swing needs to be $\geq 4kT$ ($> 100\text{mV}$)

Current ULVP $\sim 1.05\text{V}$ - this is a considerable advance on a few years ago (eg. before 2000 - 5V)

Not yet at the limit and there is potential to reduce to $\sim 0.5\text{V}$

But - signal/noise degraded, also yield degraded because one needs much better tolerance

Ultimate limit - V_T fluctuations due to random dopant/impurities

(ii) Oxide

Need to maintain C_g and hence I_D and g_m .

$I_D, g_m \propto \frac{1}{d_{ox}}$. However then QM tunneling

takes place through the gate leading to off-state power dissipation. SiO_2 reached its limits 2-3 years ago. ^(few μm) Now use high k HfO_2 and a slightly thicker oxide - Increased capacitance without further reduction in k .

Other higher k -systems being investigated - materials challenges.

(iii) Gate length

Reducing this increases g_m, I_D and f_t .

Limits - now close to practical limits using EUV technology + double exposure (45/32nm)

Can go lower with e-beam/ x-ray lithography.

- expensive, not yet high volume methods.

Ballistic transport at $< 20nm$ - degraded channel
Ultimate limit will be QM tunnelling from

between Source + Drain (indep of gate) at dimensions less than $10nm$

(IV)

Interconnects

(higher density)

- These get smaller - limits are due to increased resistance, mutual inductance + capacitive coupling

present approach uses copper and low ϵ dielectric

Close to limits - copper is about the best material.

Partially overcome by using greater 3d. interconnection topographies.

Ultimately reach the limits of metal interconnect - may need ultra high mobility carbon based interconnects (nanotubes, graphene).

3b.

$$LVP -0.35 + 2 \times 0.38 *$$

$$\left(2 \times 1.6 \times 10^{-19} \times 12 \times 8.85 \times 10^{-12} \times 1 \times 10^2 \times 2 \times 0.38 \right)^{1/2}$$

$$C_{ox} = \frac{\epsilon_r \epsilon_0}{\text{thickness}}$$

C_{ox} .

$$5.08 \times 10^{-4} \text{ F/m}^2$$

$$= \frac{3.9 \times 8.85 \times 10^{-12}}{10 \times 10^{-9}} = 3.45 \times 10^{-3}$$

$$V_T = 0.76 - 0.35 + 0.147 = 0.557 \text{ V}$$

$$ULVP -0.38 + 2 \times 0.40 = 0.32$$

$$\left(2 \times 1.6 \times 10^{-19} \times 12 \times 8.85 \times 10^{-12} \times 5 \times 10^{22} \times 2 \times 0.4 \right)^{1/2}$$

$$= 1.166 \times 10^{-3}$$

$$C_{ox} = \frac{7.5 \times 8.85 \times 10^{-12}}{5 \times 10^{-9}} = 1.32 \times 10^{-6}$$

$$0.32 + 0.03 \text{ V}$$

$$V_T = 0.35 \text{ V}$$

V_T will be increased by the presence of the fixed interfacial charge. Increase will be Q_{if}/C_{ox} .

From before

$$\text{LVP} \quad C_{ox} = 3.45 \times 10^{-3} \text{ F } \mu\text{m}^{-2}$$

$$\text{ULVP} \quad C_{ox} = 1.32 \times 10^{-2} \text{ F } \mu\text{m}^{-2}$$

So

$$Q/C = \begin{array}{l} 0.290 \text{ (LVP)} \\ 0.075 \text{ (ULVP)} \end{array}$$

$$V_T \text{ LVP} \quad 0.55 + 0.29 = 0.84$$

$$\text{ULVP} \quad 0.35 + 0.075 = 0.425$$

A substrate bias can be applied to counteract the fixed charge

$$E_{\max} = \left(\frac{5 e N_D}{\epsilon \times 10^{-24}} \right)^{1/5} = 2.76 \text{ Vm}^{-1}$$

$$V = \frac{E_{\max}}{2} \times L$$


$$L = \frac{E_{\max} \epsilon}{e N_D} \text{ (Poisson)}$$

$$\text{So } L = \frac{2.09 \times 10^7 \times 10^{10}}{1.6 \times 10^{-19} \times 2 \times 10^{21}} = 6.5 \mu\text{m}$$


$$V (\text{Breakdown}) = \frac{2.76 \times 10^7}{2} \times 6.5$$

$$= 67.9 \text{ V}$$

C.



4a. IMPATT.



$$\tau = \frac{L}{V_{sat}}$$

$$\text{period} = 2\tau = \frac{2L}{V_{sat}} \quad f = \frac{1}{2\tau} = \frac{V_{sat}}{2L} \quad L = \frac{V_{sat}}{2f}$$

$$L = 0.588 \mu\text{m}$$

$$\text{Breakdown field} = 3 \times 10^7 \text{ V.m}^{-1} = \frac{V}{L}$$

$$V = 17.8 \text{ V}$$

b) Avalanche condition: $\int_0^L \alpha(E) \cdot dx = 1$

$$\frac{dE}{dx} = \frac{eN_D}{\epsilon \epsilon_0} \quad \text{So} \quad dx = \frac{\epsilon}{eN_D} \cdot dE$$

$$\frac{E \times 10^{-24}}{eN_D} \int E^4 \cdot dE = 1$$

$$\frac{E \times 10^{-24}}{eN_D} \cdot \frac{E_{max}^5}{5} = 1$$

C. (cont)

μ - increased due to spatial separation of electrons from their donors (reduced ionised impurity scattering)

Distance from the gate to the channel can also be low ($< 100\text{nm}$) - Gate acts effectively on the channel without field lines (doping can be very low above the channel)

so $g_m + f_T$ both improved by increase in μ .

g_m increased and also more stable ~~to~~ due to close proximity

pseudomorphic - use a strained channel (eg: InGaAs in GaAs (AlGaAs based HEMT))

InAs / InSb - high μ , high v_{sat} . Advantageous to use an In containing channel.

InGaAs is strained to GaAs. However the strain can be accommodated if the strain is low (composition low) and the thickness is low)

In_{0.2}Ga_{0.8}As and 10-20nm channel - well within critical thickness. Similar arguments apply for cannot increase the In content too much - ^{InGaAs} dislocation

metamorphic

Use a channel composition beyond that of the pseudomorphic case - allow that by growing buffer layers that relax toward a new lattice constant which can accommodate the channel.

limitations - relaxation of the buffer layer - dislocations, morphology issues - device reliability?

4d $g_m = \frac{a_2 q N_D \mu}{L}$ $a N_D = \text{2DEG sheet conc} = N_s$
 $= 3 \times 10^{16}$

$$g_m = \frac{3 \times 10^{16} \times 1.6 \times 10^{-19} \times 1.6}{150 \times 10^{-9}} = 5.1 \times 10^5$$

$$f_T = \frac{1}{2\pi \tau_T} \quad \tau_T = \frac{L}{V_{sat}} = \frac{150 \times 10^{-9}}{1 \times 10^5}$$

$$= 1.5 \text{ ps}$$

$$f_T = 106 \text{ GHz}$$

$$g_m = \frac{a_2 q N_D \mu}{L} \quad v_{sat} = \mu \frac{V_p}{L} \quad \mu = \frac{v_{sat} L}{V_p}$$

$$g_m = \frac{a_2 q N_D v_{sat}}{V_p}$$

$$g_m = \frac{N_s q v_{sat}}{V_p} = 2.4 \times 10^3 \text{ S.m}^{-1}$$