

Channel at pinch-off - low, but finite conductivity.  
Channel cannot completely close otherwise charge would just accumulate and electrostatically oppose the depletion. Depletion width can only extend towards the drain.

Very high fields under very narrow remaining channel - carriers at saturation velocity. ②

Further increases in  $V_G (+V_D)$  increase the field between Gate and Drain. E-field sufficient to cause impact ionisation - large current flows, unstable unless current regulated. ③

1b) MOSFET - Structurally similar except for thin oxide (dielectric). No metal Schottky contact  $\rightarrow$  no electron flow from metal to semiconductor. MOSFET relies on a polarisation or image charge.

Precise design depends on the MOSFET mode.

- Enhancement - channel created by inversion of opposite semiconductor type.
  - depletion - more similar to MESFET conducting channel created (by depletion).
- ①

(  
b) cont (ii) MOSFET - both enhancement (normally off) + depletion (normally on) modes

MESFET - Depletion only

- Enhancement generally not possible due to finite Schottky barrier (typ  $< 1V$ )

(iii) MOSFET - Channel at surface (semi-oxide iff) low mobility, due to carrier scattering (charge trapping, surface states etc)

MESFET - Channel away from surface higher (bulk like) mobilities.

(iv) MOSFET - Needs high quality oxide/dielectric Interface relatively inert/stable Excellent reproducibility in modern process

MESFET - Needs high quality metal-semi Schottky contact. Can easily be affected by surface quality and complex semi-metal chemistry harder to achieve reproducible process.

MESFET - Difficult to create enhancement mode - <sup>static power dissipation</sup> Normally on

MOSFET has largely displaced MESFET, yet -

MESFET has some advantages in:

- High speed - reflecting higher mobility
- Low noise - reduced effect of trapped charge
- High power - high mobility + current density better scalable with increasing gate width.

1c) Drain current  $50\mu A$  at  $V_G = 1.0$   
 - value at  $2.0V, 3.0V$ .

$$I_D = \left( \frac{\mu_n C_{ox}}{L} \right) \left[ V_G - V_T - \frac{V_D}{2} \right] V_D \quad (1)$$

Annotations:  
 $200\mu m$  (width)  
 $2 \times 10^{-6}$  (width)  
 $0.06$  (channel length)  
 $500nm$  (channel length)  
 $(4.8 \times 10^{-5})$  (oxide capacitance)

$$I_{D1} = ( ) \left[ V_{G1} - V_T - \frac{V_D}{2} \right] V_D \quad (2)$$

$$I_{D2} = ( ) \left[ V_{G2} - V_T - \frac{V_D}{2} \right] V_D \quad (3)$$

$$I_{D2} - I_{D1} = ( ) \left[ V_{G2} - V_{G1} \right] V_D$$



$$V_G = 2V$$

$$I_{D1} - I_{D2} = ( ) \left[ 1.0 \right] \cdot 0.4$$

$$= 19\mu A$$

$$V_G = 2V \quad I_D = 50 + 19 = 69\mu A \quad (4)$$

$$V_G = 4V \quad I_D = 69 + 38 = 107\mu A \quad (5)$$



2a

### (i) Lithography

- Needed for device scaling - gate length  $\mu\text{m} \rightarrow \text{nm}$
- reduced gate length improves  $f_{\text{max}}$ , allows for higher transistor densities

$$\text{critical feature size} \propto \frac{\lambda}{NA}$$

- reduce  $\lambda$  - visible - UV - EUV or ebeam, xray - short de Broglie wavelength
  - increase  $NA$  - immersion optics also 'tricks' - double patterning etc.
- Depth of focus a problem
- EUUV technology difficult / expensive (sources, optics)

### (ii) High $k$ .

Scaling down device size tends to mean a reduction in  $C_{\text{gate}}$ . Need to maintain this otherwise  $I_D$ ,  $g_m$  etc would be reduced. Effect  $\propto \frac{1}{t_{\text{ox}}}$  yet cannot indefinitely reduce  $t_{\text{ox}}$  due to increase in tunneling

High oxides, such as  $\text{HfO}_2$  have been developed with substantially increased dielectric constant - can offset this trend to low oxide thickness.

Other rare-earth oxides/nitrides available, but have complex characteristics

### (iii) Strain

- lifts degeneracy of valence band and alters the relative energy of conduction band satellites

29  
cont)

Compressively strained SiGe pMOS

- major improvement in hole mobility, increases  $g_m$ ,  $f_T$  etc and makes the pMOS device more complementary to the nMOS performance.

Tensile strained nMOS SiC stressors.

- small improvement in nMOS performance due to influence on CB satellite valleys.

Amount of strain ~~strain~~ strain is limited by (2) strain relaxation processes (dislocations).

(iv) III-V materials

III-V materials such as GaAs, InGaAs, InP have substantially higher electron mobilities ~~their~~ and saturation velocities.

Their use could substantially increase  $g_m$ ,  $f_T$  especially for nMOS.

(2)

Current thinking - InGaAs nMOS, SiGe pMOS

Challenge is to integrate these materials - strain relaxation, polar or non polar etc.

Ultimate application may lie with narrow gap III-Vs such as InSb. However the mismatch is higher and the narrow gap is an issue for breakdown.

~~more Moore - Moores law of device scaling continues. Materials, processes and physical barriers to scaling are overcome.~~

more than Moore

device advances do not follow the established scaling route but instead develop using an entirely new approach or by adding increased functionalities


29

cont'

There are many examples, but these could include

Entirely new physical processes; - quantum point transistor, quantum computing, photonic integration, integration of diverse technologies such as MEMS, multidimensional topographies, biological computing

2b)



Enhancement - Normally off device - zero or v. low power dissipation in off state (below  $V_T$ )  
 Depletion - difficult to realise digital logic with normally-on device. higher power dissipation  
 Depletion mode can suffer variations in  $V_T$  - process is more demanding

~~Reinstated Depletion mode - Circuits requiring normally-on switch characteristics, current/power regulation (depletion mode FET acting as a variable resistor)~~  
~~Removed~~



2c  $f = f_T$  when current gain = 1

$$\text{output} = g_m V_G \quad (1)$$

$$\text{input} = \omega C_{ox} 2L V_G \quad (1)$$

$$\text{output} = \text{input} \quad g_m = \omega C_{ox} 2L \cancel{V_G}$$

$$g_m = 2\pi f_T 2L \quad (1)$$

$$\text{but } g_m = \frac{2\mu C_{ox} [V_G - V_T]}{L}$$

$$f_T = \frac{2\mu C_{ox} [V_G - V_T]}{2\pi L^2} \quad (1)$$

increased  
related to  $\frac{1}{L^2}$  small gate length critical

increased  
related to  $\mu$  = high mobility (1)

increased by  $C_{ox}$

decreased by  $L$

$$3a) \quad \tau_{EC} = \tau_{BE} + \tau_{BC} + \tau_B + \tau_C \quad (1)$$

$\tau_{BE}$  - Time required to charge the base-emitter junction - capacitance related ~~(X)~~

$\tau_{BC}$  - Time required to charge the base collector junction - capacitance ~~(X)~~ 1  
Both

$$\tau_{BE} = \frac{dQ_{BE}}{dI_E} = C_{BE} \frac{dV_{BE}}{dI_E}$$

$$= \frac{kT}{q I_E} C_{BE} \approx \frac{kT}{q I_C} C_{BE}$$

similarly

$$\tau_{BC} = C_{BC} \frac{dV_{BC}}{dI_C}$$

since  $I_E \approx I_C$

(1)

Kirchoff's law  $\Delta V_{BC} = \Delta V_{BE} + \Delta I_C (r_E + r_C)$

$$\tau_{BC} = C_{BC} \left( \frac{dV_{BE}}{dI_C} + r_E + r_C \right)$$

since  $I_C$

Capacitance + resistance

$$= C_{BC} \left( \frac{kT}{q I_C} + r_E + r_C \right)$$

$\tau_B$  - electron diffusion through base ~~(X)~~

$$\tau_B = \frac{W_B^2}{2D_e}$$

pure resistance. (b)

$$\tau_C = \tau_C = \frac{W_C}{2v_{sat}}$$

pure resistance (c)

To improve  $T_{EC}$

- increase  $I_C, I_E$  - high bias
- reduce parasitic resistances
- reduce capacitances - real

②

$$(i) T_{BE} = C_{BE} \left( \frac{kT}{qI_C} \right) \quad \frac{kT}{qI_C} = 0.26$$

$$C_{BE} = 20pF \quad T_{BE} = 5.2ps \quad \uparrow \quad 10mA \quad (1)$$

$$(ii) T_{BE} = C_{BC} \left( \frac{kT}{qI_C} + r_E + r_C \right)$$

$$C_{BC} = 15pF \quad 15(0.26 + 0.3 + 0.2) = 11.4ps$$

$$r_E = 0.3\Omega$$

$$r_C = 0.25\Omega$$

①

$$(iii) T_B = \frac{W_B^2}{2DE} = \frac{(0.25 \times 10^{-6})^2}{2 \times 3.9 \times 10^{-3}} = 8.0ps$$

$$W_B = 0.25$$

①

$$(iv) T_C = \frac{W_C}{2V_{sat}} = 3.0ps$$

$$W_C = 0.6$$

$$T_{EC} = 5.2 + 11.4 + 8 + 3.0 = 27.6ps \quad (1)$$

$$f_T = \frac{1}{2\pi T_{EC}} = \frac{5.6GHz}{5.86GHz}$$

①

3 b) capacitance must remain constant, since it affects  $I_D$  versus  $V_G$  characteristics

$$C \propto \frac{\epsilon_r}{t_{ox}} \quad (1) \quad \frac{\epsilon_r, SiO_2}{\epsilon_r, HfO_2} = \frac{3.9}{25} = 0.156 \quad (1)$$

$$t_{ox, HfO_2} = \frac{1}{0.156} \times 1.2 \text{ nm} = 7.7 \text{ nm}$$

$$\frac{I_{th, SiO_2}}{I_{th, HfO_2}} = \frac{\sqrt{\frac{0.55}{0.11}}}{\frac{3.9}{25} \cdot \frac{3.15}{2.1}} \cdot \frac{e^{-K \frac{3.15}{2.5 \times 10^8}}}{e^{-K \frac{2.1}{3.9 \times 10^7}}} \quad (6)$$

$$\phi_b \text{ Si-SiO}_2 = 3.15 \text{ eV}$$

$$\phi_b \text{ Si-HfO}_2 = 2.21 \text{ eV} \quad (1)$$

$$E \propto \frac{V_G}{t_{ox}} \quad \begin{array}{l} \text{SiO}_2 \Rightarrow \frac{0.3}{1.2 \times 10^{-9}} \quad 2.5 \times 10^6 \text{ V m}^{-1} \\ \text{HfO}_2 \Rightarrow \frac{0.3}{7.7 \times 10^{-9}} \quad 3.9 \times 10^7 \text{ V m}^{-1} \end{array} \quad (1)$$

$$\frac{I_{th, SiO_2}}{I_{th, HfO_2}} = \frac{\sqrt{5}}{0.234} \cdot \frac{e^{-2.27}}{e^{-7.8}} = 2440 \quad (1)$$

4.5

252

$$I_{th, HfO} = 50 \text{ pA} \quad (1)$$

main reduction comes from lower  $E$  field due to larger thickness (1)

4 a)

Transistor small signal equivalent circuit

$r_{bb'}$  - Base access resistance.

- lateral current spreading resistance + base contact resistance

$C_{BE}$  - Base-emitter capacitance - related to doping

$r_{\pi}$  input dynamic resistance

this is equal to  $\left(\frac{q I_E}{k T}\right)^{-1}$  or  $\frac{k T}{q I_E}$

$r_o$  output conductance  $\left(\frac{d I_C}{d V_{CE}}\right)^{-1}$  due to Early effect.  $I_C$  not constant. at saturation collector-base depth width increases, shortening the base, and increasing  $I_C$ .


$r_{bb'}$  - increase doping or use higher mobility base material

$r_{\pi}$  improves with  $I_E$  - higher bias, better dynamic resistance.

$r_o$  - reduce Early Effect - increase Early voltage

increase device area - increase doping

b) Early Effect associated with  $r_o$ .



2

all in cm

b)  
cont

$$|V_A| = \frac{g A_c N_B W_B}{C_{BC}}$$

$$1.6 \times 10^{-19} (10^{-4} 10^{17} 2 \times 10^{-5})$$

$$1.4 \times 10^{-12}$$

②

$$= 32V$$

c)

input  $i_b = i_{b0} + j\omega C_{BE} V_{BE}'$

output  $i_c = g_m V_{BE}'$

①

gain  $\frac{\text{input}}{\text{output}} \frac{\text{output}}{\text{input}} = \frac{g_m V_{BE}'}{i_{b0} + j\omega C_{BE} V_{BE}'}$

or just  $\frac{i_c}{i_b} = \frac{1}{\frac{i_{b0}}{i_c} + \frac{j\omega C_{BE} V_{BE}'}{i_c}}$

$\beta = i_c / i_b$  DC gain  $i_c = g_m V_{BE}'$

so  $h_{FE} = \frac{1}{\frac{1}{\beta} + \frac{j\omega C_{BE}}{g_m}}$

~~⊗~~

low freq -  $\omega \rightarrow 0$   $\frac{1}{\beta} \gg \frac{j\omega C_{BE}}{g_m}$

$h_{FE} = \beta$  as expected

①

high freq  $\frac{1}{\beta} \ll \frac{j\omega C_{BE}}{g_m}$

$h_{FE} = \frac{g_m}{\omega C_{BE}}$

$= 1$  when  $f = f_T$

①

or when

$\omega \rightarrow \omega_T = 2\pi f_T$

a) cont.


so  $\frac{g_m}{2\pi f_T C_{BE}} = 1$

$f_T = \frac{g_m}{2\pi C_{BE}}$


need high  $g_m$  value  
 - high mobility  
 and/or  
 small  $C_{BE}$  - lower doping

①

a)



①



②

d)  
cont

wide gap emitter - reduced barrier height  
for electrons as opposed to holes

- reduces hole current
- base doping can be increased. (1)
- $r_{bb}$  reduced  $\rightarrow$  increased - more linearity.

Narrow gap base.

- Some improvement in mobility from  
lower SiGe effective mass. (1)

$f_{max}$  increased due to reduction in  $r_{bb}$   
 $g_m$  improved by mobility improvement.



Q 1d  $V_{\text{threshold}}$  labelled  $V_D$  should be  $V_T$  ✓

Q 2b Reword "why is the enhancement mode device generally . . . ." ✓

Q 2b Exam script indicates 5 marks but answer sheet indicates 6 ?  
Section deleted

2

Law Ross.

Dave MH 15/2/2014