Needs low impedance source and grand interconnects (Short leads, multiple power and grand leads. Can be reduced by the introduction of Lecoupling capacitors to compensate for the purs at inductive of the supply & grand but

#### Cross-Talk

Signal on one line induces a signal on another the due to dechroment coupling Usual problem is the neutral induction ce between two times/pin-outs. This is a function of the overal tength of the lines and of their separation. So one needs to minimise the lead length paner use as wick a possible separation and use as large as possible area. May also use well separated pin-outs on the padiage for important signals (retter than adjacent ones)

16)

QFP

$$y_d = 7/4$$
 $y_e = 0.44$ 

BCA

 $= 16d = 0.6$ 

AFP

 $1h \left( 7/4 + \sqrt{1 + f/4}^2 - \sqrt{1 + (0.14)^2} + 0.14 \right)$ 
 $1h \left( 7/4 + \sqrt{5} + \sqrt{1 + f/4} \right)^2 - \sqrt{1 + (0.14)^2} + 0.14 \right)$ 
 $1h \left( 13 \right)$ 
 $M = \frac{M_0 l}{2 l}$ 
 $7034 \times 10^{-12} \times 1h 13 = 1.80 \times 10^{-11} \text{ H}$ 
 $18pH$ 
 $4945 = 1.8pH$ 

BGA

 $1h \left( 162 + \sqrt{1 + (64)^2} - \sqrt{1 + 0.6} \right) + 0.46$ 
 $1h \left( 3.05 \right)$ 
 $M = 2.816 \times 10^{-12} \ln(3) = 3.09 \times 10^{-12} \text{ H}$ 
 $4969 = 4000 \times 10^{-12} \text{ H}$ 

Time constant =  $\frac{1}{18} R$ 
 $4969 = 4000 \times 10^{-12} R$ 
 $4000 \times 10^{-12} R$ 

(c) From notes, with a diagram supperted.

Important elements are

The averall package - typically the butterfly type

The not of a TE cooler - needs a thermster on the

package

The liber held by a fevrale and ghed (well-bed)

at final allignment.

The use of a monetoning photodiocle.

The use of wire bonding (often muliple bonds)

Final alignment whilst the laser is openhed output of the Rher is monitored and the openhed of the ripput face is moved on our vo-y-z stage until the output is peaked. Once positions the Rher holder is gland or welded into place

### (d) Accelerated terring

Teshing under more entene conductions than normal in order to induce occelerated failure From this we can exchinate the Rilling rate under normal' conditions (assuming we know the dependence)

Done because teshing components for 104-106 hours is impracticable before product lauch.

Stesses Tempertue, Voltrige, Current, Temp cycling humidity, rechamical.

$$R = Ro e \qquad time = R^{-1}$$

$$\frac{t_1}{t_2} = \frac{R^2}{R} = e^{\frac{t_1}{k_0} \left(\frac{1}{1} - \frac{1}{I_2}\right)}$$

$$\frac{\ln \left(\frac{t_1}{t_2}\right) = \frac{t_2}{k_0} \left(\frac{1}{1} - \frac{1}{I_2}\right)$$

$$\frac{1}{I_1} = \frac{100^{\circ}C}{12} = \frac{373k}{12} = \frac{2661 \times 10^{-3}}{138 \times 10^{-23}}$$

$$\frac{1}{I_2} = \frac{3681 \times 10^{-3}}{138 \times 10^{-23}} = \frac{3436}{6956}$$

$$\frac{1}{I_1} = \frac{1}{12} = \frac{1}{1$$

$$\ln\left(\frac{t_{1}}{t_{2}}\right) = 6956 \left(3356-2661\right) \times 10^{-3}$$

$$= 4696$$

$$t_{1/t_{2}} = e^{4696} = 1096$$

$$t_{2} = 25^{\circ} L$$

$$t_{2} = 900 \quad t_{1} = 9.8 \times 104$$

2a Soc - Integration of all (or most) discrete Ic's onto a single silican die

SiP - Fetain individual Silicon die and package together on a single substitute with interconnects.

### Soc advantages

Dense packaging/routing - short interconnects - low parasitics compared to the other approaches lesp individu Ics). Better Aur high speed. Good for low noise ance there are no internal off-die interconnects

feduction in PCB complabites - simply hier the assembly of the deckmin system

Improved architecture - not now designing individual Ic's to home external interconnects - proces up real estate and allows greater pading density leading to smaller and more efficient I more complete system. teconomies of scale

fisadrant ges compared to S.P.

Expensive design excercise and new tooling whereis SiP uses induvidal ICS which already eleist. May not be cost effective

Diskielt à intégnite diverse technologies eg: CMOS, Papalar, RFIMEMS. SiP returns individual ICS so no hundamental issues.

Afterest to isolate different functions - crosstalle as SSN due to offer signals

We discuss the power dissipated in cMOS switching in the lectures This will scale accepting to the frequency and the no of humaistres If it did this the power dissipated would be 320 kW//
There has been a box reduction in the supply voltage

There has been a be reduction in the supply voltage to compensate But this. This comes from a progressive reduction in the Mosfet threshold voltage. Latest processors are nois Vs 208-090 rather than 250 capactrana has also been reduced, as has the switching factor (through systems design)

Rents rute

A (Penhium) 3166 hunthus -> Solv Gales

B (Core 17) - 2.2×109 hundres -> 3.2×101 ogtes

For device A, 95 terminals could possibly be done wringer Quad surface mount package - es. Off, nower 95 terminals is a boilt too much - this did use a fin grid away SW is empaby by much be use a planic package porcumer

For IC(B) 1333 terminals didates the not of or full med Ball grid or Pin grid array (achiely noes a PGA. Padrage is ceranic - with noted layers in a composite.

Heat trunster

RH = 4KA DT = Q RTM

 $R_{TH} = \frac{V_{KA}}{KA} \qquad \Delta T = Q R_{TM} = \frac{QL}{KA}.$   $R_{TH} = \frac{V_{KA}}{Alumina} = \frac{S_{K10}^{-3}}{30 \pi A} \qquad \frac{A}{160} \qquad \frac{B}{334410^{-1}}$ 

Rtm Aluminium = 10×003 463×10 93×10-2

 $P_{TH} = \frac{216H}{05A} = \frac{100\times10^{-6}}{05A}$ 

GOTAL = RTH Almin + RTH Allminn + ZXRTH GOXL

Totals  $A \Rightarrow 6.13$   $B \Rightarrow 1.222.$ 

Opention = 8W DT = 8.6.13 = 89°C DT = 130.1227 = 150c @ cone 12 = 130W 85-49 = 36°C Reasonable Un reasurable. 85 - 150°C = -65°C New Epopy. = 100010-6 Penhon PTH 125x10-3 2.5×10-4 R-TOTAL 043 2.13 17 56 DT 68% 29°C 23.5 Both neusurable. Q = L > A> OT E ASSURE Table = 20°C Newtons I ar of coolins  $i2B = 2 \times 0.01^{2} \times 48 = 0.48 - 0.9696 M$   $i2B = 2 \times 0.05^{2} \times 9^{\circ} = 0.45 - 0.909 M$  This is all of cooling, which is healy increase in buthicient. We need to drumatically increase the effective area, which we can do by adding fine to the heat sink.


A typical assembly then how a four blowing air over a multiply-finned heat ank. We are going to have to thereate the effective areas considerable up to 100 x for IC B.


# EEE 6393


2012

## Solutions











Copper used to increase termal conductivity and loves thermal expansion coef.

B from data: Airflow = 20CFM = 20x0.0283 = 0.566 m3/min

> from data: C1855-Sectional area of fam = TT. T?
>
> T= 35 mm (half of fam size) = T (35×10-3)2 =38.5×10-4 m2

Heate vol. ail/min =

A > Q U = AL

V = 6.566 m3, A= 38.5×10-4 m2 => L = 0.566 38.5×10-4 m2 => L = 147m

=) in one second: (= 2.45 m ce velocity = 2.45 m/s

From graph:  $R = 2^{\circ}C/W$ 

$$R = 2^{\circ}C/W$$

Assume: Trunx = 125°C Troom = 20°C => AT = 105°C

$$\frac{\Delta T}{Q} = R_{4} + R_{coolse} + R_{interface}$$

Assure Rinterface ~ 0

$$=\frac{105}{25}-2$$

$$=\frac{105}{25}-2$$

$$=\frac{105}{25}$$

$$=\frac{105}{25}$$

$$=\frac{105}{25}$$

= 2.2 \$\frac{1}{\pi}\c\/\w

At high altitude air pessure is less, therefore lower mass of air forced onto heatink (same volume of air). Heat transfer is by conductin from heatsink surface to gas, house less gas = less conduction. However, ie higher thorns resistance.

E Large number of tracks (478 pins) as high density.

4 larger board necessary to cope with his high density.

For A 2 larger board the track pital would be too high.



- clothet resin > prepreg.
- · prepregs + copper = 22ton + heat > 2 larger lammate.

  · Photo lith + vias (blind) + throw
- · 2 x 2 layer board + preprey + heat -> (+ layer board. Vias
- · Solder mask.

(2)


A SAC305

Sn 96.5 wt/0 Tin
Ag 3.0 wt% Silver
Cu 0.5 wt% copper

Solder nicrosphores - electrical connetin etc Flax (organic acid) - remore surfue oxide Solvert (organic) - enables parte to be spread Bindur/Meology modifier - note it easily to spread.

(C)

Entedic - longest melting point for the terneon Sn-Agric System, honce took lower heaty costs and thursel shock to composite. Also, entetic compositer goes direct from solid > liquid, without total liquid / solid mixtures of verying composition there there have accurate melting point, making process combrol casial.



1. Prehect - gradual, to occord Hernal shock Solvert every. Morher and

2. Sock - ensure isothermal, flux activated

3. Reflow - rapid hearing above In Reflow of solder.

4. Cooling - rate critical to avoid stresses and grain growth.

 $Z_{o} = \frac{87}{(1.41 + \epsilon_{eff})} \ln \left( \frac{6h}{(0.8w + t)} \right)$ Given: h = 200×10-6 m Eeff = 4 Assume: 20 = 50 52 ( = 35 × 10 m ( Toz coppur ) Leavanging:  $2 = n_1$ .  $\frac{2}{k_1} - e^{\frac{87}{1.41+6}} = 1.9598 = \frac{7.0979}{1.41+6}$ 2= K/n Kz : e = Kz  $K_2 = \frac{6h}{0.8wtt}$  :  $w = ((6h/K_2) - t) \times 0.8$  $= \left( \frac{6 \times 200 \times 10^{-6}}{100 \times 10^{-6}} \right) - 35 \times 10^{-6}$ t-0,00 mm = 135,00 100gmm> 55mm t=1,000 w= 134 500mm -ve! t=10,m > w= 127 170 pm 70 East - effective diedectric austut.

Air - made up from Eair, Erch Crosstalk - "current in one continutur of dues voltage in another v ~ 30 mV - rasignificant, But if we have 32 hours, Hen v = 32 x 30 ~ IV - size able spike! Make trade for the apport. Suit de to she led shrip line.

new d.
strategies to minimise impedence druges on PCB
tiacks:
Avoid spacep corness: \ \ (imprat.
Avoid junctions:
t asa
use ground planes to surround signal - stripline.
1/1/1/
with vias:
necrest appox. to coax.
trail slots in grand place beneath tracks.

. 1