
Memory Sub-Systems


- Memory Hierarchy
- Principle of Locality
- Access Times
- Memory Map




Principle of Locality

- ☐ This is really an observation, not a principle.
- ☐ Temporal Locality.
 - If a memory location has been accessed, it will *tend* to be accessed again soon
- ☐ Spatial Locality.
 - If a given memory location has been accessed, the next location to be accessed will *tend* to be nearby

Memory cache schemes aim to exploit both temporal and spatial locality.



CPU-Memory Interfacing




Memory Cycles

The timing behaviour of a memory cycle is normally presented in a timing diagram where timings of signals are related back to the clock.

- For outputs: the timings are a guarantee of what the μP will do.
- For inputs: the timings are a specification to which the external system MUST adhere.
- All timing-relationships are relevant and during a design, the µP timing information must be related to timing information for devices to which it will be connected.


Typical Memory Read



if read

- 1 Set up the address of the location to be accessed and enable the memory,
- 2 Wait,
- 3 Set up a signal indicating that data is to be retrieved (**RD**),
- 4 Wait for the data to be retrieved from the memory and placed on the data bus inputs,
- 5 Sample the data on the data bus inputs,
- 6 Disable the memory.

Typical Memory Write




if write


- 1 Set up the address of the location to be accessed and enable the memory,
- 2 Wait,
- 3 Set up a signal indicating that data is to be stored (WR),
- 4 Place the data to be written on the data bus outputs (which must be connected to the memory data inputs,
- 5 Wait for the memory device to store (or prepare to store) the data,
- 6 Signal the end of the write and disable the memory.

Memory interfacing to two memory chips


CPU has 8 bit data bus and 16 bit address bus.



Memory map




Memory interfacing to two memory chips Example 2:




4 address bits gives 16 addressable locations

8 bit data bus can write a byte of data to the memory


single memory with 16 addressable locations




the single 16 row memory could be replaced by two 8 row memory chips





count sequence





17






However, the device is unlikely to occupy the whole address space. How is the device placed into the address map?

- The least significant address bits are routed to the address inputs, the most significant are routed to an 'address decoder' which generates the CS input.
- If CS is inactive the device ignores all their inputs and keeps its outputs inactive.
- 'Decoding' the address corresponds to driving CS active only when a certain pattern of bits appears on the decoded address bits.


Decoders



A_1A_0	Z_3	Z_2	Z_1	Z_0
0 0	0	0	0	1
0 1	0	0	1	0
1 0	0	1	0	0
1 1	1	0	0	0

An n-input decoder has 2ⁿ output lines.

- In this case, A(7:0) are inputs to the device (256 internal locations). A(15:8) are decoded, say at 83_H, by the decoding logic.
- The device will be activated at any address beginning $83_{\rm H}$. This is the range $8300_{\rm H}$ to $83{\rm FF}_{\rm H}$.



- Devices usually occupy address ranges which are a power of 2, and are based at addresses which are a multiple of this power of 2. This simplifies the address decoding circuitry.
- Furthermore, sometimes all of the address bits are not decoded. This simplifies decoding even more but causes the block of memory to be 'mirrored', i.e. to appear at other addresses in the memory map.
- So, if only A15..12 were decoded at $8_{\rm H}$, the device would appear between $8000_{\rm H}$ to $80{\rm FF}_{\rm H}$, $8100_{\rm H}$ to $81{\rm FF}_{\rm H}$.. $8F00_{\rm H}$ to $8FFF_{\rm H}$.
- Different devices can occupy different ranges of addresses. The only constraint is that *no two address ranges should overlap*.

Endian-ness

Considering storing the data $OA1B2C3D_H$ in a byte wide memory. There are two possibilities.

