Transistors as Amplifiers

This discussion will concentrate on bipolar junction transisters (BJTs) in amphifier applications because BJTs are by far the most commonly used amplifying device. Remember though that all amplifying devices operate in a similar way so the same principles that govern the way BJTs amplify govern the use of JFETs, MOSFETs and values as amplifiers.

A word about amphifiers.

The purpose of an amphifier is to increase the amphilide of a signal. If one thinks punely in terms either of voltage or of current then it is possible to change the amphilide of a signal by using a transfermer but a transfermer offers no possibility of power gain — in other words if a weak signal enters the primary of a transfermer it will be at best equally weak when it emerges from the secondary. The crucial factor about an amplifier is its ability to offer power gain. At low frequencies, one is usually more interested in the factor by which the signal amplitude has been magnified than in the signal pomer gain which tends to be a more important parameter in high frequency (50 MHz upwards) applications. There are three gain measures: Voltage gam - the ratio of output voltage amplitude divided by input voltage amplitude. Used when the parameter of interest is the signal amplitude. Used at low frequencies (100 mite or loss). Ideal voltage amplifier has infinite input resistance (ie it draws zero current from the signal source) and zero output resistance (ie it can supply unlimited current to its load) Current gami - the ratio of output current to input current amplitude. Used when the parameter of interest is the signal current amplitude. Used at low frequencies. Ideal current amphier has zero input sessiance (ie there is no signal voltage at the input) and infinite output resistance (ie it can suppoly unlimited voltage to its load)

Power gam - The ratio of output signal power to input signal power. Used at high frequencies in "impedance matched "systems. In an impedance matched system all output impedances are equal to all input impedances at a value known as the system "characteristic impedance". 50 IZ is a common characteristic impedance in communications and radar applications, television systems use 75 IZ. Note that in an impedance matched system knowledge of any one of these three gams automatically defines the other two.

These are two other kinds of gain that are of interest in special applications; transconductance and transcessistance. Transconductance is the ratio of output signal cument to input signal voltage and transcessistance the ratio of output signal voltage to input signal cument. Transconductance is an important concept for all amplifying devices.

The basic mechanism of amplification

All amplifying devices can be regarded as circuit elements that have their output current controlled by an input voltage. The characteristic that describes this behaviour is known as the transconductance characteristic because it relates output cument to input voltage. The transconductance characteristics for various devices are Ic, Io, IA shown opposite. If a signal is regarded JEET as a small change 4 VALVE "perturbation" around some average value (often zero) There are obvious problems with these VBE, VOS, GK characteristics from an amphfication point of view. For example, a signal with an average value of zero applied to a BIT would cause no change in Ic for all signal voltages below 0.7 v -

In other words signal voltages below 0.7 r winds effectively be lost. This is usually not an acceptable state of affairs and consequently the signal is added to a d.c. voltage, known as a bias voltage, to ensure that Ic can respond to the whole of the signal.

The situation is shown in the chagram opposite. If DVBE, the signal, was applied with no bias, is with its average value equal to zero, there would be no change of Ic and so DIc=0. If, on the other hand, a bias voltage, VBEB, is added to the signal, there

ICB DIC

DIC

ON SEB VBE

in Ic as a result of the signal. The same argument holds for all the other devices although the best chance of Voias will be different for each.

argument holds for all the other devices although the best choice of Voias will be different for each. The relationship between DIC and the signal that caused it, DNOE, is the "small signal transconductance", gm, of the device being used. gm is the slope of the transconductance characteristic at the bias point (Voeb, Icb). Since the trans-conductance characteristic is not a straight line, gm varies with VBEB and indeed in thin DNOBE is not small. It is usually assumed that DNOBE is sufficiently small for the transconductance characteristic to be approximated as a straight line over the range of VBE.

The changes in collector current, DIc, one converted into an output signal voltage using a senstor, RL. An imput voltage of

will give a collector current change of

$$V_{IN} = V_{BES} \pm \frac{\Delta V_{BE}}{2}$$

and this will in turn give rise to a change in collector voltage of

$$V_0 = V_{cc} - I_{cR_L} = V_{cc} - I_{cB}R_L \mp g_m R_L \frac{\Delta V_{BE}}{2}$$

 $= V_{0B} \pm \Delta V_{0}$ voltage obtained when the signal is zero (Vos = Vu - IcaRL) and DVo is the component of ontput voltage due to the signal perturbation (= - gmRL NEE) By using the relationship between DVO and DVBE it is possible to estimate the voltage gain of the amplifier:

DVo = - gmRL DVBE or DVo = - gmRL = gain.

Note that: (1) The bias conditions Voes, Ics and Vos do not explicitly appear in the corpression for gain although it must be remembered that gm is a function of Vses
(11) The gain is negative. This simply

means that an increase in imput voltage leads to a decrease in output voltage and vice versa. In signal terms it implies inversion or a 180° phase shift.

Point (1) above is very important because it suggests that the bias conditions and the signal conditions can be considered separately. Defining a stable set of bias conditions is one of the primary objectives of amphier circuit design.


BJT brassing

BITs are the odd ones out in the family of amplifying devices because they need to draw an input current in order to operate. A given collector current Ic will require a base current Is to support it and the two IB VIC are related by

$$\frac{I_c}{I_g} = h_{FE}$$

here is the large signal static current gam of the BJT. It is approximately independent of Ic but it varies with temperature and there is a large spread of values (typically a factor of 5) from device to device of the same type. Control of the bras conditions must therefore be taken out of the hands of the transister and placed in the hands of well defined circuit elements such as unsters.

Two types of bras circuit are suitable for single transister BJT amphifiers....



The objective of both of these beas circuits is

to control the collector current, Ic.

In both cases this control is achieved by negative feedback. In circuit @ the voltage VB, defined by Vcc, R, + R2, is made up of VE+ VBE. If VE is made large compared to changes expected in VBE (either as a result of temperature changes or device to device variation) then Ve, and hence Ic, is substantially constant. In circuit @ Re provides negative feedback as in circuit @ but there is a second source of negative feedback from Ve via R1 and R2. Any attempt by the transister to increase I will tend to reduce &, hence reducing Vo and counteracting the increase in Ic. Circuit (will not operate satisfactorily with RE=0 because under such a condition, all negative feedback has been removed. Circuit @ will operate with Re=0 because these still semains the regative feedback path from Ve via R, +R2.

It is usual in the analysis of both circuit (1) and circuit (2) to assume that Is is negligible and it is usual in design to make sure that the assumption is valid.

Working out bias conditions

$$V_B = \frac{V_{cc} R_2}{R_1 + R_2}$$
 by potential division

$$I_{\mathcal{E}} \approx I_{\mathcal{C}} = \frac{V_{\mathcal{E}}}{R_{\mathcal{E}}} = \frac{V_{\mathcal{G}} - 0.7}{R_{\mathcal{E}}} = \frac{1}{R_{\mathcal{E}}} \left[\frac{V_{\mathcal{CL}}R_{\mathcal{L}}}{R_{\mathcal{I}} + R_{\mathcal{L}}} - 0.7 \right]$$

circuit (2) - Assume IB is negligible, VBE \$ 0.70 and he >> 1 (ie Ic * IE).

$$I_{i}R_{2} + I_{i}R_{i} + (I_{i} + I_{c})R_{L} = V_{cc} \qquad (K.V.L)$$

$$I_{i}R_{1} = V_{E} + V_{BE} = V_{E} + 0.7 \qquad (K.V.L)$$

either I, or Ic may be eliminated from @ using @ for example, eliminating I, gives

$$V_{cL} = I_{c}R_{L} + \frac{I_{c}R_{E} + 0.7}{R_{2}}(R_{L} + R_{1} + R_{2})$$

or
$$I_c = \frac{V_{cc} - \frac{0.7(R_L + R_1 + R_2)}{R_2}}{R_L + \frac{R_E(R_L + R_1 + R_2)}{R_2}}$$

This result for Ic can be used in @ to find I, and Vc found using:

Notes: - it is not the results have that are important, it is the application of the basic circuit rules that lead to them.

- the only transister voltage drop that can be used is VBE. VCB and VCE do not and should not

appear in your equations.

- the assumption "Is negligible" really says that the existence of Is does not disturb the potential at the transister base to a significant extent

- ALWAYS CHECK THAT YOUR SOLUTION TO THE EQUATIONS

0+0 IN CIRCUIT 2 IS SELF CONSISTENT.

Design of bias circuits

The decign process for single transister amphifiers involves choosing one of the two circuits, O or @, deciding on appropriate values of node voltages and transister collector current and then working out suitable component values.

The choice of circuit depends to some extent on the application area. For low frequency applications, either circuit o or circuit a can be used. For high frequency applications, circuit a with Re =0 tends to

The value of Is must be considered during the design process to ensure that the design will satisfy the criterion "Is regligible". The case most likely to violate the criterion is smallest here. (remember that a manufacturer will specify a minimum and a maximum value of her for a particular transister and remember also that the purpose of the bias circuit is to control Ic) Thus Ismax = Ic/heemin and Ismax is usually taken

to be regligible if I, the current at the top of the bras chain, > 10 I max.

The values of Ic, Vc, Ve and Ve are a little more complicated to decide on because they will affect the signal properties of the amplifier. A few of the compromises are:

- The value of collector voltage with affect the output voltage swing available. For example in circuit (1) Ve can he anywhere between Ve and Ve. To maximise output voltage swing for a symmetrical signal like a sinusoid, Ve should be placed halfway between Ve + VE, ie

 Ve = Vec + VE for max symmetrical swing.
- clearly both Vce and VE will affect the max symmetrical swing, which is Vcc-VE. Vce is usually set by what is available within the rest of the system, VE can be chosen.
- larger Ve gives more precise control of Ic. For a BJT it is unwise to let Ve fall lower than around IV in a circuit such as circuit (1).
- Ic is chosen by considering the nature of the load....but it also affects the effective input resistance of the transister. In general one would aim for a condition R_L << (input resistance of next stage)
- R₁ + R₂ should be as large as possible consistent with maintenance of the appropriate relationship between Ismax + I₁.

If you have difficulty Vcc visualising how the supporty voltage will be divided up available between the various parts range of of the circuit, it is sometimes vollage for Vc helpful to draw a chart such as the one opposite: -Ve--- 1 -- + 0.7 This makes it clear that increasing VE reduces the range of voltage that can be Ve ----occupied by Ve and that the best

position for Ve with symmetrical

signals is halfway through the available

range. Note that in this chapt the minimum

available value of Ve is Vo whereas in the comments aboue it is V_E . Most amplifier transisters will work satisfactorily with V_c as low as a few hundred mV above V_E but these are good reasons for saying that ideally V_c should not fall below V_B .

- Design process is a compromise - no two designers would make identical decisions

- never specify component values more tightly than is necessary

- use prefermed values.

Getting signals in and out


(and semoving them from where they are not wanted)

- transmitting signals from one place to another within a circuit is called "coupling"

- removing signals from nodes in the circuit is called "decompling"

Capacitors or transformers can be used for coupling leading to so called "R-C" and "transformer" coupled amplifiers. Amplifiers that are required to amplifiers or thermocomple amplifiers, cannot use transformers or capacitors—instead they must be "direct coupled" or "d.c." coupled. Direct coupled amplifiers use many transistors and will not be considered further at this point. Transformer coupling is attractive at high frequencies or in tuned amplifiers where resonant circuits are used. Capacitor coupling is used at lower frequencies. For example, an audio amplifier will be a combination of d.c. and capacitor coupling; a radio or TV I.F amplifier will be transformer coupled.

Circuits 0 + @ one drawn below with coupling and decoupling capacitors included. For the purposes of this discussion, a capacitor may be regarded as an open circuit (infinite impedance) to d.c. and a short circuit (Zero impedance) to signals.



Note that the signal voltages, Vi + Vo, one in lower case v whereas bias conditions are upper case V.

In both cases

C, couples the signal from the source to the transistor base without allowing the source to affect the bias conditions or the bias conditions to affect the source.

C1 decouples the emitter node of the transistor. In other words C2 short circuits the emitter node of the transistor to ground as far as signals are concerned. This prevents RE having the same stabilising effect on the signal as it has on the d.c. conditions by removing the negative feedback caused by RE. The circuit voltage gam, Will is much larger if C2 is included in the circuit than it would be if RE was not bypassed by a capacitor.

C3 couples the signal from the output (collector node) to the load without allowing disturbance of the bias conditions or the imposition of a d.c. vollage across the load.

In circuit 2

C4 decouples the mid point of R1. Since R1 is also a negative feedback path it will reduce the circuit gain if a.c. as well as d.c. voltages can be transmitted via R, to the base. C4 short circuits the mid point of R1 to ground as far as a.c. (signal) voltages are concerned hence eliminating any effects of the negative feedback via R1 on circuit gain.

How the transister interacts with signals

- transistar is characterised by non-linear characteristic curves (see real device characteristics)
- rest of circuit consists of standard cct elements such as R+C so it would be convenient to represent the behaviour of the transistor towards the signal in similar standard circuit terms
- a circuit representation of how the transister behaves towards a signal is called a "small signal model" it assumes that the signal represents only a small deviation from the bias conditions.
- all amplifying devices can be represented by a small signal model

A small signal BJT model.

- the basic idea of amplification involved the parameter known as transconductance - ie the amplifying device can be considered as a current source whose magnitude is controlled by the input voltage. For small signals it is the slope of the transconductance characteristic at the bias point which is of interest

- Fr a BJT $I_{c} = I_{co}(exp(\frac{eV_{BE}}{kT})-1)$ and the slope at the bias point is

dIc = Ico e exp(eVBE)

= "transconductance" or "mutual conductance", gm

now for a conducting diode, $\exp(\frac{eV_{BE}}{kT}) \gg 1$


so
$$I_c = I_{co} \left(\exp \left(\frac{eV_{BE}}{kT} \right) - 1 \right) \approx I_{co} \exp \left(\frac{eV_{BE}}{kT} \right)$$

$$\therefore \frac{dI_c}{dV_{3e}} = \frac{e}{kT} \cdot I_{co} \exp\left(\frac{eV_{3E}}{kT}\right) = \frac{eI_c}{kT} = g_m.$$

gm = eIc, where Ic is the collector current bias is one of the fundamental BIT relationships and should be remembered.

At room temperature, e/kT & 40.

This transcenductance consideration leads to the simplest BJT model



good low frequency model for JFETs, MOSFETs and values (although these devices, and indeed the BJT, would probably have a reuster in parallel with the current source to take account of the slope on the output characteristic).

The BIT, however, is unique in having an input resistance that can raisely be ignored. The uput resistance is found by working out the slope of the input characteristic in an indirect way

$$\int_{Be} = \frac{dV_{BE}}{dI_{B}} = \frac{dI_{C}}{dI_{B}} \times \frac{dV_{BE}}{dI_{C}}$$

dIc = β = small signal current gain dIB (specified by manufacturers).


:. Be = B/gm. - another vital BIT relationship

note that dVBE, dIB, dIc one the small changes to the bias conditions and could be represented as small signal quantities Vbe, ib and ic

$$f_{be} = \frac{\beta}{g_{m}} = \frac{dV_{BG}}{dI_{B}} = \frac{v_{be}}{ib}$$

.... This is an interesting result because it says that the output current generator in the BJT model may be thought of as controlled by the current through the or by the voltage across the. People get very worked up over the guestion "is a BJT a current or transconductance amplifier?" The answer really is that it doesn't matter — use which ever approach is more convenient. I have talked about a BJT in transconductance terms menely because the ideas can be translated reasily into other device applications — no other device can be looked at as a current amplifier.

Including The in the model leads to



Notes - usually $\beta \neq h_{FE}$. β is a small signal parameter and h_{FE} is a large signal parameter.

- β is sometimes given as h_{fe} . h_{fe} is derived from a different modelling system and except at high frequencies they can be taken as equal.

- there are other elements one could add to this model to explain details of behaviour. One example is a sesister in parallel with the current generator to model the slope on the output characteristic. The simple model above consisting of input sesistance and output current some is reasonable for a wide range of applications and will be used for the sest of this


Drawing the small signal equivalent circuit

In principle this is a straightforward task - it is a matter of drawing a circuit which describes what happens to the signal alone so it is necessary to look at the circuit from the signal's point of view. These are two important consequences of being interested only in the signal's interaction with the circuit....


- -All d.c. voltage sources (such as pomer supplies) are replaced by their Theuenin equivalent impedance, is Or.... a short circuit.
- All d.c. current sources are replaced by their therenin regnivalent impedance, ie our an open cct.

In addition, since for the purposes of this part of the course capacitors are considered as open circuits to d.c and short circuits to a.c., all capacitors are replaced by short circuits


The transister is replaced terminal for terminal by its small signal model



The S.S. equiv cct is



or when tidied up a bit ...



NOTE the small signal requivalent circuit will very according to the circuit it is derived from. Don't try + learn the result - try + understand how it was arrived at so that you can do the same for different circuits.

Once the equivalent circuit is obtained, normal circuit analysis methods can be used to evaluate performance:

eg what is the overall voltage gam, vo/vs?

summing currents at output node ...

summing currents at input node

These two regnations can be rearranged to give respectively...

$$v_{be} = -\frac{v_o(R_i + R_L)}{g_m R_i R_L - R_L} \approx -\frac{v_o}{g_m R_i R_L}$$

providing gmR, >> 1 usually true

and
$$v_{be} = \frac{v_{s/R_{s}} + v_{o/R_{l}}}{\frac{1}{R_{s}} + \frac{1}{R_{b}} + \frac{1}{R_{s}} + \frac{1}{R_{l}}}$$

$$= v_{s} (R_{s} | R_{s} | R_{s} | R_{s}) + v_{o} (R_{s} | R_{s} | R_{s})$$

$$= \frac{v_{s} (R_{s} | R_{s} | R_{s} | R_{s})}{R_{s}} + v_{o} (R_{s} | R_{s} | R_{s})$$

eliminating vbe and rearranging to obtain the voltage gain, volves, required gives:

$$\frac{v_0}{\bar{v}_s} = -\frac{R_1}{R_s} \cdot \frac{1}{1 + \frac{R_1}{(g_m R_1 || R_L)(R_2 || r_{bc} || R_s || R_1)}}$$

The value of a result like this is not the numerical estimate of gain that it can provide but rather the information it offers about how the gain depends upon circuit and transistor parameters. In this case, if $R_1/(g_mR_1\|R_1)(R_2\|\Gamma_{be}\|R_5\|R_1) \ll 1$ the gain is controlled by the resistors R_1 and R_2 and is largely independent of transistor parameters like $g_m + \Gamma_{be}$.

The feedback caused by R, can be eliminated by letting R, go to a very high value from a signal point of view. R, will then disappear from the parallel combinations to leave:

$$\frac{v_0}{\hat{v}_s} = -\frac{R_i}{R_s} \frac{1}{1 + \frac{R_i}{g_m R_L (R_2 N f_b L N R_s)}}$$

and since R, is very large, the R1/(9mR1(R2||BellR5)) term will dominate the denominator giving:

$$\frac{v_0}{v_s} = -\frac{R_t}{R_s} \cdot \frac{\frac{1}{R_t}}{\frac{R_t}{g_m R_L (R_2 \| f_{be} \| R_s)}} = -\frac{g_m R_L}{R_s + R_2 \| f_{be}}$$

This respression consists of a gain term, $g_m R_L$ and an input potential division $(R_1 \| r_{be})/(R_5 + R_2 \| r_{be})$. Note that the circuit gain is now directly dependent on the transistor parameters $g_m + r_{be}$; the negative feedback effects of R_i have been eliminated.

on the transistor parameters $g_m + r_{be}$; the negative feedback reflects of R_i have been eliminated.

In removing R_i , the circuit is being changed, from a small signal point of view, from circuit 2 to circuit 1 on page 10. The R_i in circuit 1, which is necessary for correct biassing of the transistor, appears in small signal terms in parallel with R_2 , hence altering the effective value of R_2 but not the form of the result.

Each circuit shape will produce its own result for gain and other performance measures so memorising this result is futile. The important skills are the ability to obtain and analyse the small signal equivalent circuit and then to interpret the results of that analysis.