Digital Logic Circuits

- Logic Gates
- Truth Tables
- Analysis of logic circuits

Logic Gates


Logical operations can be physically implemented using semiconductor switches (transistors). They are represented symbolically by logic gates. These are the building blocks of digital logic circuits.

	AND	OR
NOT		5 >
>>	X Y X.Y	X Y X+Y
$X \mid \overline{X}$	0 0 0	0 0 0
0 1	0 1 0	0 1 1
1 0	1 0 0	1 0 1
-	1 1 1	11 1

A truth table can be used to tabulate the output of the gate for every possible combination of its input values.

Logic Gate Networks


- Logic gates can be connected together to implement a logic circuit.
- A gate output can be connected to (drive) more than one input.
- Gate outputs must not be connected together. (the exception is tri-state gates)



Gates can have more than two inputs e.g. three input AND





Burglar Alarm



When the window is open sensor1 outputs a 1 When the door is open sensor2 outputs a 1 The alarm will sound when its input is a 1

What is the required logic to sound the alarm if there is a break-in?






When the window is open sensor1 outputs a 1 When the door is open sensor2 outputs a 1 The alarm will sound when its input is a 1

5

The alarm should not sound if the owner opens the window or door so a control input 'enable' is added. When enable is 1 the alarm should be activated. What is the required logic now?




Logic Expressions

Logic expressions can be formed from operators and variables. The order of precedence is NOT, AND, OR.

$$F = \overline{A} \cdot B + C$$

This means that we evaluate NOT terms first, then we AND the variables, then finally we perform the OR operation.

The function can be represented schematically:



EEE119/NJP/L2

The function can also be represented as a truth table. The rows for the input values must follow the pattern shown.

Since a truth table covers all possible input combinations, it has 2ⁿ rows, where n is the number of input variables.

The function can also be represented as a truth table. The rows for the input values must follow the pattern shown.

Since a truth table covers all possible input combinations, it has 2ⁿ rows, where n is the number of input variables.

The function can also be represented as a truth table. The rows for the input values must follow the pattern shown.

Since a truth table covers all possible input combinations, it has 2ⁿ rows, where n is the number of input variables.

The function can also be represented as a truth table. The rows for the input values must follow the pattern shown.

ABC

 $\overline{\mathbf{A}}|\overline{\mathbf{A}}.\mathbf{B}|\overline{\mathbf{A}}.\mathbf{B}+\mathbf{C}$

Since a truth table covers all possible input combinations, it has 2ⁿ rows, where n is the number of input variables.

$$G = W(X + \overline{Y})$$

$$G = W(X + \overline{Y})$$

\mathbf{W}	X	Y		
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

$$G = W(X + \overline{Y})$$

WXY	\mathbf{Y}	X + Y	W(X + Y)
0 0 0			
0 0 1			
0 1 0			
0 1 1			
1 0 0			
1 0 1			
1 1 0			
1 1 1			

$$G = W(X + \overline{Y})$$

$\mathbf{W} \mathbf{X} \mathbf{Y}$	Y	X + Y	W(X+Y)
0 0 0	1		
0 0 1	0		
0 1 0	1		
0 1 1	0		
1 0 0	1		
1 0 1	0		
1 1 0	1		
1 1 1	0		

$$G = W(X + \overline{Y})$$

WXY	Y	X + Y	W(X + Y)
0 0 0	1	1	
0 0 1	0	0	
0 1 0	1	1	
0 1 1	0	1	
1 0 0	1	1	
1 0 1	0	0	
1 1 0	1	1	
1 1 1	$\mid 0 \mid$	1	

$$G = W(X + \overline{Y})$$

WXY	Y	X + Y	W(X + Y)
0 0 0	1	1	0
0 0 1	0	0	0
0 1 0	1	1	0
0 1 1	0	1	0
1 0 0	1	1	1
1 0 1	0	0	0
1 1 0	1	1	1
1 1 1	0	1	1


Example

For the following function produce a logic gate diagram and a truth table.

$$F = \overline{A}.B + \overline{B}.C$$

The order of precedence is NOT, AND, OR. This means that when we evaluate the function, we evaluate <u>NOT</u> first then <u>AND</u> then <u>OR</u>.


This can be illustrated by using parenthesis.




Evaluate the AND terms before 'OR'ing

To construct a logic diagram for $F = \overline{A}.B + \overline{B}.C$


1. The inputs (generally taken from the left) are A,B,C Form the **NOT** of A and B as NOT has the highest order of precedence.



2. Form the **AND** terms A.B and B.C



3. **OR** A.B with B.C



To construct a truth table for


$$F = \overline{A}.B + \overline{B}.C$$

There are 3 variables A,B,C so the truth table will have $2^3 = 8$ rows covering all possible input combinations. (2 because this is a binary system)

ABC	Ā	В	A.B	B.C	F
0 0 0	1	1	0	0	0
0 0 1	1	1	0	1	1
0 1 0	1	0	1	0	1
0 1 1	1	0	1	0	1
100	0	1	0	0	0
1 0 1	0	1	0	1	1
1 1 0	0	0	0	0	0
1 1 1	0	0	0	0	0


A logic circuit is formed by a combination of logic gates. The output is a combination of the input values.

A logic schematic is commonly used to show the relationships between the inputs and outputs.




A logic circuit is formed by a combination of logic gates. The output is a combination of the input values.

A logic schematic is commonly used to show the relationships between the inputs and outputs.




A logic circuit is formed by a combination of logic gates. The output is a combination of the input values.

A logic schematic is commonly used to show the relationships between the inputs and outputs.




A logic circuit is formed by a combination of logic gates. The output is a combination of the input values.

A logic schematic is commonly used to show the relationships between the inputs and outputs.



Symbolic Analysis

For larger circuits, literal analysis becomes impractical and it is necessary to obtain an algebraic expression that formally defines the relationship between the output and the input.



Instead of propagating literal values through the system, symbolic analysis propagates logic expressions through the system. The resulting expression defines the behaviour of the system for all input combinations.

EEE119/NJP/L2

Deriving Expressions from Truth Tables

a b f	The table tells us that f is '1' if:	a = '0' AND b = '1' OR
$\begin{bmatrix} 0 & 0 & 0 \\ 0 & 1 & 1 \end{bmatrix}$		a = '1' AND b = '0' OR
$egin{array}{c ccc} 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 1 & 1 \\ \end{array}$		a = '1' AND b = '1'
11 11	This is the same as saying:	\overline{a} = '1' AND b = '1' OR
		$a = 1$ AND $\overline{b} = 1$ OR
		a = '1' AND b = '1'

- 1. Look down the output column of the truth table for the first '1'.
- 2. Look at the input values responsible for the '1'.

Which gives the expression:

- 3. AND together those variables, remembering to complement '0' terms.
- 4. Repeat the ANDing process for each row of the truth table with a '1' output.
- 5. OR together all of the terms generated.

 $f = \overline{a} \cdot b + a \cdot \overline{b} + a \cdot b$

Other common logic gates

XY	X.Y	
0 0	1	NAND
0 1	1	_
1 0	1	
1 1	0	

XY	$\overline{X + Y}$	
0 0	1	NOR
0 1	0	_
1 0	0	2>
1 1	0	


X	Y	$\mathbf{X} \oplus \mathbf{Y}$	
0	0	0	XOR
0	1	1	
1	0	1	$\Rightarrow \triangleright$
1	1	0	

Exclusive OR

Exclusive NOR

Design Problem

"A car alarm is required that must sound if the engine is started and the seat belt is not fastened or the door is open."



Car Alarm Solution

1. Assign logic variables:

2. Deduce logic equation:

28

Seat Belt (S), fastened S = 1


Driver Door (D), closed D = 1

Ignition On (I), on I= 1

Alarm (A), Alarm On = 1

$$A = I.(\overline{S} + \overline{D})$$

3. Draw logic circuit:




Seat Belt (S), fastened S = 1

4

Alarm (A), Alarm On = 1

Driver Door (D), closed D = 1

Ignition On (I), on I=1



EEE119/NJP/L2

Summary

- Logic circuits can be analysed literally or algebraically
- A truth table can be used to display the output of a function for all possible combinations of the inputs
- Logic expressions and circuits can be derived from a statement of the problem