

1. a. (i)


ABC	F
000	0
001	1
010	0
011	1
100	0
101	1
110	1
111	1

(ii)

$$F = (A+B+C)(A+\bar{B}+C)(\bar{A}+B+C)$$

(2)


(2)



one bit must be set high initially

1000
0100
0010
0001
1000 repeat

(4)





0000
1000
1100
1110
1111
0111
0011
0001
0000 repeat

(4)

(iii) ring counter $\frac{1}{25ns} = 40MHz$

twisted ring $\frac{1}{40ns} = 25MHz$

(3)



Both registers clocked with same

10 MHz clock. reg1 initialised to 1110

reg2 initialised to 0111

(5)

2. a (i) Moore \rightarrow output is state or decoded from state

(~~ii~~) Mealy \rightarrow input can be used to directly form the output. (2)


(ii) Binary $\rightarrow 2^n$ states where n is the number of Flip Flops

one-hot \rightarrow one Flip Flop per state (2)

(iii) non-resetting can use bits from a previous match in a new match. Resetting starts looking at the next bit after a match (2)

b.


A - reset state
B - 1 found
C - 10 found
D - 101 found



Present State	I/p	Next State	O/p
A	0	A	0
A	1	B	0
B	0	C	0
B	1	B	1
C	0	D	0
C	1	A	0
D	0	C	1
D	1	B	0

(5)

c.



This would not work for resetting behaviour as it decodes every occurrence of 101.



(4)

3. a

AB	F
00	0
01	1
10	1
11	1

(1)

$$F = A + B = \overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}} \quad (2)$$



Mux selects data from two inputs under control of S

S	F
0	A
1	B

(4)

(ii)


SAB	F
000	0
001	0
010	1
011	1
100	0
101	1
110	0
111	1

$$F = \overline{S}A\overline{B} + \overline{S}AB + S\overline{A}B + SAB$$

$$= \overline{S}A(B + \overline{B}) + SB(A + \overline{A})$$

$$= \overline{S}A + SB$$

(4)




Possibility of glitch on F due to race condition on the select line S

(2)

C.

ABCD	F
0000	1
0001	0
0010	1
0011	0
0100	0
0101	0
0110	1
0111	1
1000	0
1001	1
1010	1
1011	1
1100	1
1101	0
1110	0
1111	1

(2)



(4)


4. (a)

A B C _i	S	C _o
000	0	0
001	1	0
010	1	0
011	0	1
100	1	0
101	0	1
110	0	1
111	1	1

(2)


$$S = A \oplus B \oplus C_i$$

$$C_o = AB + (A \oplus B)C_i \quad (4)$$



(4)

(b)




Q ₁ Q ₀ Present state	Q ₁ Q ₀ Next state
00	11
01	00
10	01
11	10

(2)

T-type toggles when T input is '1' $\frac{T}{Q}$ (2)

Q₀ toggles every clock

Q₁ toggles when Q₁Q₀ = 00 or Q₁Q₀ = 10



(4)