**(5)** 

**(5)** 

**(5)** 

**(5)** 

**Data Provided: None** 



## DEPARTMENT OF ELECTRONIC AND ELECTRICAL ENGINEERING

Spring Semester 2011-12 (2 hours)

## **EEE310 Introduction to VLSI Design**

Answer THREE questions. No marks will be awarded for solutions to a fourth question. Solutions will be considered in the order that they are presented in the answer book. Trial answers will be ignored if they are clearly crossed out. The numbers given after each section of a question indicate the relative weighting of that section.

1. a. The pull-down network for a CMOS digital gate is as shown in Figure 1.




Figure 1: CMOS Pull-Down Network

- i) Draw the corresponding pull-up network for the gate;
- ii) Determine the logical function of the gate;
- iii) Size the transistors in the gate, making the normal assumptions of a minimum-sized gate and that  $\mu_H = 0.5\mu_E$ ;
- iv) The substrate connections for the transistors in Figure 1 are not shown to which point in the circuit is it assumed that the substrates for each transistor are connected and why is this the case?

EEE310 1 TURN OVER

- Explain why might it be important to have a 2-phase non-overlapping clock 2. a. generator in a clocked system? **(2)** 
  - Show how such a clock generator could be constructed; **(4)**
  - i) Describe, briefly, how a Delay-Locked Loop (DLL) operates; b. **(2)** 
    - Give one use of a DLL. **(2)**
  - A signal is to be transferred between two clock domains. The receiving clock c. domain is running at a clock frequency of 1.2GHz whilst the sending clock domain uses a frequency of 350MHz. In both domains, the Flip-Flops have  $T_0 = t_c$ =0.05ns.
    - Show that the effect of using a simple Flip-Flop as a synchroniser would result in circa 0.6 upsets/second; **(2)**
    - It is estimated that a rate of upsets of fewer than 1x10<sup>-9</sup> upsets/second is sufficient for the overall design. Design a synchroniser capable of meeting this requirement. What would the rate of upsets be for this synchroniser?
    - iii) What implications would the design of such a synchroniser have if the signal being passed from one domain to the other is acted upon in the receiving domain and a resultant signal is transferred back to the sending domain (e.g. a Request/Acknowledge handshake)? **(4)**
- **3.** Develop a simple expression showing how power is dissipated in a digital circuit a. as a consequence of switched capacitance and extend this to show that the power dissipation of an entire IC is as shown in Eq 3.1:

$$P = \alpha f_{clk} V_{DD}^2 \sum_{i=1}^{N} C_i$$
...3.1

defining the meaning of all of the terms.

- In relation to reducing power dissipation, as technology scales down, explain b. what happens to terms in Eq 3.1, why these changes happen and the effect that these changes have on power dissipation.
- An IC is composed of 10M, 2-input NAND gate equivalents. The power supply c. voltage is 1.5V and the IC runs with an internal clock whose frequency is 3GHz. You can assume that a minimum-sized n-FET has a gate capacitance of 0.5fF and that  $\mu_H = 0.5\mu_E$ . You can also assume that the output of each NAND gate is connected to a wire with an average capacitance to ground equal to 3fF.

Stating and justifying any other assumptions made, estimate the core power dissipation of the IC due to switched capacitance. **(8)** 

**EEE310** 2 **CONTINUED** 

**(6)** 

**(6)** 

**(4)** 

poly Si Metal 1 p-type Si n-type Si n+ type Si p+ type Si Metal 1 – Si Contact Metal 1 – Poly Contact Terminal

4. A cell from a CMOS cell-library is laid-out as shown in Figure 4, below. a.

Figure 4: Layout

i) Identify the function of the gate and draw a transistor-level schematic diagram for the gate; **(8)** Estimate the ratio of  $\mu_H$  to  $\mu_E$ ; **(2)** ii) iii) Identify the positive power supply  $(V_{DD})$  and the negative power supply **(2)**  $(V_{SS});$ iv) What is a self-aligned gate and how is it formed? **(4)** Is this an *n*-well or *p*-well process? **(2)** 

vi) What is 'field oxide'?

**(2)** 

**NLS**