
Sequential Logic Circuits

- Clock Signals
- Flip Flops
- Registers
- Design Flow

Sequential Logic


Sequential circuits contain memory elements which can store binary data. The information stored at any time defines the state of the circuit at that time.




The inputs together with the present state of the storage elements, determines the binary value of the outputs.

Synchronous Sequential Logic

In a synchronous sequential circuit, changes occur at fixed points in time. These points are specified by the rising or falling edge of a **clock** signal.




The time between successive transitions in the same direction is known as the **clock period**. The reciprocal of of the clock period is known as the **clock frequency**.



DDR SDRAM – double data rare synchronous DRAM

Period, Frequency, Duty Cycle

The frequency of the clock (f) is measured in cycles/second or Hertz.



1 KHz =
$$10^{3}$$
 Hz
1 MHz = 10^{6} Hz
1 GHz = 10^{9} Hz

The ratio of the pulse width (t_w) to the period (T) is known as the duty cycle.

Duty cycle =
$$\frac{t_w}{T} * 100\%$$


For pulse width of 25ns and a period of 100ns

Frequency =
$$10 \text{ MHz}$$
, duty cycle = 25%

1 ms =
$$10^{-3}$$
 s
1 µs = 10^{-6} s
1 ns = 10^{-9} s
1 ps = 10^{-12} s

Flip-Flops

A flip-flop is a binary storage element capable of storing one bit of information, either a '0' or a '1'. There are several types but all can be constructed from the basic D-Type with some additional combinational logic.




The flip-flop stores the value on the D input when an edge is present on the clock line. The output remains unchanged at other times.

Direct Inputs

It may be necessary to force flip-flops into a known state independent of the clock. For example, when power is turned on in a digital system, the state of the flip-flops is unknown.


preset (direct set) - sets the flip-flop to 1

clear (direct reset) - sets the flip-flop to 0




These are asynchronous inputs. A bubble on P or R indicates that the preset or clear is applied for a logic level '0', i.e. active low.


D flip-flop Timing Diagrams




An n-bit register consists of a group of n flip-flops and can store n-bits of binary information.




An n-bit register consists of a group of n flip-flops and can store n-bits of binary information.




An n-bit register consists of a group of n flip-flops and can store n-bits of binary information.



An n-bit register consists of a group of n flip-flops and can store n-bits of binary information.




An n-bit register consists of a group of n flip-flops and can store n-bits of binary information.



Design Flow


The design can now be implemented for a chosen target technology. A synthesis tool will generate the required implementation data.

When the results from simulation are satisfactory, the device can be fabricated. It may have been necessary to undergo many iterations of the design process to reach this point.



Design Capture

The design is entered into a CAD tool. It may be entered graphically using schematic capture or textually using a hardware description language such as Verilog.



```
Untitled - HDL Editor
      Edit Search View Synthesis Project Tools Help
        module mux3( select, d, q );
        input[1:0] select;
  5 6 7
        input[3:0] d;
        output q;
8
9
10
11
12
13
14
15
16
17
        reg q;
        wire[1:0] select;
        wire[3:0] d;
        always @( select or d )
        begin
18
          if( select == 0)
            q = d[0];
          if( select == 1)
            q = d[1];
          if( select == 2)
            q = d[2];
          if( select == 3)
32
33
34
35
36
37
            q = d[3];
        end
        endmodule
```


Verilog

- Verilog is a Hardware Description Language (HDL)
- Describes electronic systems in a textual form
- Documents designs
- Technology Independent
- It is an IEEE standard number 1364

Important! - You are only required to be able to read and understand a Verilog description.

Hierarchical Design

Hierarchy is used in digital design to **divide-and-conquer** a problem. The design is partitioned into components and subcomponents.




Subcomponents are designed and tested in isolation before being used in a higher level of the hierarchy. This is simpler than system testing and usually more thorough.

Subcomponents can be stored in libraries and used by other designers.

17

Simulation

Verilog can be used to describe digital systems. The Verilog model of a system can be executed by a CAD tool called a *simulator*.




The simulator computes the outputs of the modelled system in response to a series of inputs applied over time. Simulation enables a designer to verify the design before committing to a hardware implementation.

The model can be progressively expanded and refined using the simulator to verify each design iteration.

Test Benches

The input values used to stimulate the design can be written in Verilog. This description is known as a Test Bench. The test bench can also check to see if the simulated outputs give the expected output value.



An exhaustive simulation covers all possible input combinations. For n inputs this gives 2ⁿ test vectors.

Verilog Stimulus File

1. Repetitive Waveform Generation

2. Stimulus Generation

```
initial // test stimulus begin SEL = 0; A = 0; B = 0; // time 0
#10  A = 1;
#10  SEL = 1;
#10  B = 1;
0  10  20  30
end
```

Summary

- Sequential digital circuits contain storage elements known as flip-flops.
- The system outputs depend upon current and previous inputs.
- Binary data can be stored in registers made from flip-flops.