



EEE6393

TEE 6393 2021 1-Model answers Q1 and 2

Data Provided:

Thermal conductivity of silica-loaded epoxy: $k_{epoxy} = 1.40 \text{ W m}^{-1} \text{ K}^{-1}$

Thermal conductivity of thermal grease: $k_{grease} = 0.80 \text{ W m}^{-1} \text{ K}^{-1}$

Stefan-Boltzmann constant: $\sigma = 5.67 \times 10^{-8} \text{ W m}^{-2} \text{ K}^{-4}$

Electronic charge: $e = 1.60 \times 10^{-19} \text{ C}$

Boltzmann constant: $k_B = 1.38 \times 10^{-23} \text{ m}^2 \text{ kg s}^{-2} \text{ K}^{-1}$

Permeability of free space: $\mu_0 = 1.26 \times 10^{-6} \text{ m kg s}^{-2} \text{ A}^{-2}$

1. a. Assume negligible thermal conduction through wire bonds, since they are very thin.

Assume ambient temperature = 20 °C

Hence, maximum temperature difference $\Delta T = 100-20 = 80$ °C

Assume thickness of thermal grease $L_{grease} = 0.1 \text{ mm}$

Area of die $A_{die} = (1x10^{-2})^2 = 1x10^{-4} \text{ m}$

Hence, thermal resistance of grease R_{grease} = L_{grease} / k_{grease} A_{die}

 $= 0.1 \times 10^{-3} / 0.8 \times 1 \times 10^{-4} = 1.25 \text{ °C/W}$

Assuming no heat spreading, thermal resistance of epoxy $R_{epoxy} = L_{epoxy} / k_{epoxy} A_{die}$

Hence $R_{\text{epoxy}} = 1 \times 10^{-3} / 1.4 \times 1 \times 10^{-4} = 7.1 \text{ °C/W}$

Fourier's Law of Heat Transfer $\Delta T = QR$

Where, in this case $R = R_{epoxy} + R_{grease} + R_{heatsink}$

Hence
$$R_{\text{heatsink}} = \Delta T/Q - R_{\text{epoxy}} - R_{\text{grease}} = 80/4 - 7.1 - 1.25 = 11.65 \, ^{\circ}\text{C/W}$$
 (6)

- b. Silica-loading increases the thermal conductivity of the epoxy. This improves heat dissipation. Loading also reduces the thermal expansion coefficient, leading to a smaller mismatch to silicon. This helps to reduce the stresses induced by temperature changes. The loading material must be an electrical insulator, in order to avoid current leakage. Other suitable materials include various other oxides (e.g. alumina) and even diamond.
- c. There is a large difference between the thermal expansion coefficients of the heat sink (typically aluminium) and the package body (silica-loaded epoxy). If the two were rigidly connected (i.e. with epoxy), then large stresses would occur as the temperature changed from the bonding temperature. This would lead to possible cracking of the package and failure of the device.
- d. Reflow soldering: Screen printing of solder paste. Pick and place of components on top surface of PCB. Preheat (drive off solvent). Soak (activate flux, ensure isothermal board). Reflow (a few degrees above melting pint of solder (~200 °C) for a short time). Cool (control cooling rate to avoid thermal shock). Generally a series of infra-red oven s linked by conveyor belt.

Chips on underside limited to small components that will not fall off if done by reflow. Alternatively through hole components could be added by a previous wave soldering process, provided higher melting point solder were used.

(8)

(3)

(3)

2. a. Hole formation: laser drilling (high rep. rate UV laser) or plasma drilling (Bosch process). Hole passivation. Seed layer deposition. Copper filling by electroplating.

They are being developed in order to aid further miniaturisation of electronics systems, since it is becoming ever more expensive / difficult to keep up with Moore's Law by simply shrinking feature size.

- (8)
- b. Partition ICs between PCBs, with microprocessor and ASIC on different boards, to simplify power distribution. Choose IC package types, if available. Choose connectors. Simulate logic. Layout PCB. Route tracks. Verify design rules. Fabricate prototype and test (electrical, thermal, mechanical).
- **(6)**

c. $P_{tot} = 20 \text{ W}$ hence average power per board = 10 W

Hence average radiation power per board $P_{rad} = 10 \times 0.1 = 1 \text{ W}$

$$T_1 = 70 \, ^{\circ}\text{C} = 70 + 273 = 343 \, \text{K}$$

Board area $A = 0.1 \times 0.05 = 0.005 \text{ m}^2$

Assume: view factor f = 1 and emissivity e = 0.8

Assume that zero convective heat transfer from PCB to case.

Using Stefan-Boltzmann Law: $P_{rad} = \sigma f e A (T_1^4 - T_2^4)$ hence

$$T_2 = (T_1^4 - (P_{rad} / \sigma f e A))^{0.25}$$

$$= (343^4 - (1/(5.67 \times 10^{-8} \times 1 \times 0.8 \times 0.005))^{0.25} = 312 \text{ K} = 38 \text{ °C}$$
(6)

D.

Q3-1

3a) System on a dup (SOC) - Integration of all (or most) of the discrete Ic functions on to a single Si die.

Advantages

Dense padving / nonhing - short, low parametric interconnects compared to the off-padvage interconnects of the discrete IL approach thigh speed I have noise

this . Again leads to high speed live noise improvement.

Reduction in PCB complexity + cost Improvement in reliability due to overly system simplification. Mader find Savings through economy of scale.

Disadvantages

Refor Digital with MEMS.

Michaelt to integrate with power amplification - power disapation uses

Noise isolation between different elements can be an issue (Crosstulk)

Expensive tooling (set up rosts) - Especially in the Ic design.

Element of a digital SOC.

DRAM + Flash Rom.

(2) Timing sorrces - oscillators, counter, PLLS 93-2 ADC and DAC Power management - Voltage regulation curuntry

Sip over Soc - lower development/tooling costs through

utilisation of existing I(s, shorter time to market, more flexible in the sof series of use of

Mutual Ind.

L = S = 417 = 0.24 diverse technologie Mol / 4 (417+ [1+4172] - /1+0.242 + 0.21 1h (4.17+428) - 1:028 +0.24 μο= 1256×10 6 12 (8.45) - 1.028 +0.24 2134-1028+0.24=1.346. $\frac{\mu_0 l}{2\pi}$ lin Metres $\frac{1256 \times 10^{-6} \times 5 \times 10^{-3}}{2\pi} = 1 \times 10^{-9} \times (1346)$ L= 1.35 nH. Selt in 1 leadfrome 21 = 205 = 83.3 w+t 0.2+01

$$\frac{\omega + t}{3t} = \frac{0.2 + 0.1}{3 \times 5} = 0.02$$

$$\frac{3}{3t} = \frac{3 \times 5}{3 \times 5} = 0.02$$

$$\frac{1}{3t} = \frac{3 \times 5}{3 \times 5} = 0.02$$

$$\frac{1}{3t} = \frac{1}{3 \times 5} = 0.02$$

(3)
21/1 = 225
250-3 = 200. In (200) - 0.75 = \$24 - 93-3

8200 Mox25x10-3 = 0.1/nH. 200

Bloodraine 15the biggest contribution, fillowed by lead frame and then the mutual inducturce.

Bond wire - related to 1/2 reduce L industrance increuser

L would mean a different pachage employing a small outline (SO) geometry. In these pachages, the Lead length can be reduced to ~3 mm.

Can increme band wire diameter, but available space Could be limited by pin-pin spacing

For lead frame - dominant ferm is 21 with again need to reduce L - So IC package.

For the miltial inductionce one should consider if it is necessary to use 2 adjacent pins. This can be substantially reduced by separating the low noise pin outs

Flip ship wong solder bump, to connect to a 20 army (Ball or pin - BGA, PGA) offers substructive reduction. In impredance. Doubl tength can be reduced down to ~50 µm and the lead frame down to sub-IMM

(A) .

Q3-4

Defect Density
$$(D_0) = \frac{120}{17668}$$
 Ic area $5xJ = 25mn^2$

$$P_0$$
 (zero defect) = exp (P_0 (P_0) = exp - P_0 (P_0)

Yield = 0.844 84.490.



=0.144.



(l)

a) Wife bonding.

Gold (or A1) wire bonded between bond pads and lead frume. Single bonds - tends to be viow.

Tape Antomateu (TAB)

multiple bonds to a gold plated copper pre-form on tupe:

onto padrage containing receptor pads for the solder bumps + re-flow takes place.

- (i) Prossur- Flip chip Short interconnection longth gives low parasities. Also allows for a very high interconnect density (2D array of solder bumps).
- (11) Openhand amphifier Use TAB bonding. No need for the expensive woling of the chip Design of lead forme possibly unchanged for many years inhal tooling cost recovered many years ago. TAB is highly suited to high speed low cost production of vilune products.
- (III) Laboratory prohypring would use wire bunding.
 Toding cost of TAB or flip chip cannot be such kef ()
 Need a first and versable method, which wire banding can provide. Not interested in production cost at this

(5)

94-2

Powler P = 4 CV 2 f - For 4040 this is 0.63W.

$$P_{17} = \frac{(32 \times 10^{9})^{2} (0.9)^{2} \cdot 3.4 \times 10^{9}}{(10 \times 10^{6})^{2} \cdot (5)^{2} \cdot .740 \times 10^{3}} = \frac{2.82 \times 10^{-6}}{1.85 \times 10^{-3}}$$

$$\times 731 \times 10^{6}$$

$$= 484$$

Estimated power = 484x 0.62 > 30IW (2) (achially ~250W).

$$T = KG^{P}$$

$$4004 \quad T = (575)^{0.45} \times 0.8 = 14.$$

$$T = (23106)^{0.45} \times 0.8 = 1640$$

Packaging material - Very high power disapahai - 6
heed coramic to withstand this Plastic unsuitable

pachage type - Very high terminal count - requires
a devoe 20 array - Ball or pin grid array

(achialy uses a 1366 pin Land grid array) - parsest

of its type presently available.

Q4-3

Interconnect method. This is high speed and very high interconnect density. Also power discipation is very high. These enterior head us to the use of flip clip.

Solder bumps or the rowers side of the II are bonded on to the LGA package.

Thermal management peeds to deal with high heat loading.

Die attach to copper heatink, using high conductivity epoxy.

Heat sink finned bincrease guarfue area.

Forced air cooling via fun on heat sink or fan askided air flow duct.

d) Accelerated technis

Tested under higher than normal conditions (one or more parameters) - high temp, Voltage, humidity,

ESD, current, thermal stress etc

Fadure rate accelerated by enhanced conditions (2) Enables like testing in a rewardle time for which.

Openting (ordinas

Many semiconductor devices have liketimes > 10th hours. This is more than lyear: However if the dependences are known, or implied from previous with we can do accolerated terring over a much shorter timescale and imply from this the litetime under normal operating conditions

HAST - Highly accelerated steam and temperature.

120°C, 85°0 Rol Humidity, 100°0 Rated bias, 100 hours.

The team is particularly designed to accelerate comparison.

As the name suggests, this is highly accelerated (extreme).

condultions - designed to show quickly any defeative elements of the package assembly and provide rapid feedback such that corrective actions can be tuken. It the device is degrated by corrotion, fundamental changes may be needed to the metallisation + interconnect scheme and it is better these are done scorner after than later.

Men time to fuilure.

Two different temperatures
$$T_1$$
 and T_2
 $tf_1 = \exp\left[\frac{E_1}{K_B}\left[\frac{1}{T_1} - \frac{1}{T_2}\right]\right]$
 $T_1 = 293k$
 $T_2 = 393k$
 $T_3 = 393k$
 $T_4 = 11604$ Hen use $T_4 = T_4 = T_5$



=
$$exp[11604x0.75[\frac{1}{293}-\frac{1}{393}]]$$

$$exp[7.558] = 1916.$$

So So howrs at 120°C > . 95,800 hows at 20°C.



94-6