

Algorithmic State Machines (II)

- ASMD Circuit Solution
- Verilog Model of ASMD




Data Path Components

$$(A \leftarrow A + 1)$$
 when state = T_1
 $(A \leftarrow 0)$ when state = T_0 and $S = 1$




4-bit counter with synchronous reset and chip enable

(E
$$\leftarrow$$
 1) when state = T₁ and A₁ = 1
(E \leftarrow 0) when state = T₁ and A₁ = 0
(F \leftarrow 1) when state = T₂



Controller & Data Path



Design Problem:

A sequential circuit is required for a counting application.


The system outputs are a four bit register A[3:0] to hold the count and two flip-flops E and F.

A signal, *Start*, initiates the system's operation by clearing the counter and status bit F.

At subsequent clock pulses the counter is incremented by 1 until the operation stops.

Counter bits A₂ and A₃ determine the sequence of operations.

Reference: Digital Design, 4e, Mano & Ciletti




Sequence of operations:

If $A_2 = 0$, E is cleared to 0 and the count continues.

If $A_2 = 1$, E is set to 1; then, if $A_3 = 0$, the count continues, but if $A_3 = 1$, F is set to 1 on the next clock pulse and the system stops counting.

Then, if Start = 0, the system remains in the initial state, but if Start = 1, the operation cycle repeats.

(Slightly different from previous example)



Note: A3 denotes A[3], A2 denotes A[2], <= denotes nonblocking assignment reset_b denotes active-low reset condition

Top Level RTL Description of Example ASMD

Top Level RTL Description of Example ASMD

RTL Description of Controller

RTL Description of Controller

```
module Controller_RTL (set_E, clr_E, set_F, clr_A_F, incr_A, A2, A3, Start, clock, reset_b);
                  set_E, clr_E, set_F, clr_A_F, incr_A;
 output reg
                  Start, A2, A3, clock, reset_b; state next state: register for state
 input
                  state, next state;
 reg [1:0]
                  S_{idle} = 2'b00, S_{1} = 2'b01, S_{2} = 2'b11;
 parameter
 always @ (posedge clock or negedge reset_b) begin
   if (reset b == 0) state \leq S idle;
                                                        define states
   else state <= next state;
 end
                                                   Synchronous update
```

Next State Logic

```
always @ (state, Start, A2, A3) begin
next_state = S_idle;
case (state)
S_idle: if (Start) next_state = S_1; else next_state = S_idle;
S_1: if (A2 & A3) next_state = S_2; else next_state = S_1;
S_2: next_state = S_idle;
default: next_state = S_idle;
endcase
end
```

Next State Logic

```
always @ (state, Start, A2, A3) begin

next_state = S_idle;

case (state)

S_idle:

if (Start) next_state = S_1; else next_state = S_idle;

S_1:

if (A2 & A3) next_state = S_2; else next_state = S_1;

S_2:

next_state = S_idle;

default:
endcase
end

combinational logic using

blocking assignments
```

Output Logic

```
always @ (state, Start, A2) begin
   set_E = 0;
   clr_E = 0;
   set F = 0;
   clr_A_F = 0;
  incr A = 0;
   case (state)
    S_idle: if (Start) clr_A_F = 1;
    S_1: begin incr_A = 1; if (A2) set_E = 1; else clr_E = 1; end
    S_2: set_F = 1;
   endcase
 end
endmodule
```

Datapath Logic

```
module Datapath_RTL (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A, clock);
 output reg [3:0] A;
 output reg E, F;
 input
         set E, clr E, set F, clr A F, incr A, clock;
 always @ (posedge clock) begin
   if (set E) E \leq 1;
   if (clr_E) E \leq 0;
   if (set_F) F \leq 1;
   if (clr_A_F) begin A \le 0; F \le 0; end
   if (incr_A) A \le A + 1;
 end
endmodule
```

Datapath Logic

```
module Datapath_RTL (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A, clock);
 output reg [3:0] A;
 output reg
            E, F;
 input
           set E, clr E, set F, clr A F, incr A, clock;
 always @ (posedge clock) begin
  if (set E) E \leq 1;
   if (clr_E) E \leq 0;
  if (set_F) F \leq 1;
  if (clr A F) begin A \le 0; F \le 0; end
  if (incr A) A \leq A + 1;
                                    sequential logic using
 end
endmodule
                                   nonblocking assignments
```