




1a.



In the linear region the width of the depletion region is extended by the application of the gate voltage. It acts like a variable resistor on the drain. I_D is approx linear with V_D when $V_{DS} \gg V_G$.




In the saturation region the device approaches pinch-off. The depletion region extends almost fully through the material whilst also being dragged towards the drain due to the higher V_{DS} values.



Electron travel through fixed channel at saturation velocity - I_D constant.

1a Breakdown - increase in drain current at high V_G and V_{DS} . Due to the high E field now developing between the gate and the drain. Eventually this reaches the impact ionisation threshold. Current is then multiplied through the creation of extra $e-h$ pairs.



1b.

Input ac current = I_{GS} .

$$I_{GS} = \frac{V_G}{Z_G} \quad Z_G = \frac{C_G}{\omega} = 2\pi f C_G$$

so $I_{GS} = 2\pi f C_G V_G$

Output ac.

$$I_{DS} = g_m V_G \quad \text{by definition of transconductance.}$$

Current gain = $\frac{\text{output}}{\text{input}} = 1$ when $f \rightarrow f_T$

$$\text{So } \frac{g_m V_G}{2\pi f C_G V_G} = 1 \quad f_T = \frac{g_m}{2\pi C_G} \quad (3)$$

\uparrow
 $= f_T$

$$g_m = \frac{\partial I_D}{\partial V_G} \quad I_D = (n s q) V_{sat}$$

\uparrow
sheet charge.

$$\text{So } g_m = \frac{\partial (n s q)}{\partial V_G} V_{sat} = \frac{C_G}{L} V_{sat}$$

\swarrow Gate width


$$f_T = \frac{C_G}{L} V_{sat} \frac{1}{2\pi C_G} = \frac{V_{sat}}{2\pi L}$$

$$V_{sat} = 2 \times 10^5 \text{ m sec}^{-1} \quad L = 20 \mu\text{m}$$

$$f_T = 1.6 \times 10^9 = 1.6 \text{ GHz} \quad (3)$$

1c)
12/8

HEMT



Charge flows from wide gap AlGaAs into narrow gap GaAs producing a thin channel of high density electrons at the interface - 2D electron gas.

Main advantages.

Separation of electrons from ionised impurities, resulting in increased mobility due to the absence of ionised impurity scattering.

Channel can be positioned close to the gate and has a fixed high sheet charge

g_m and f_T improved due to mobility increase

g_m increased by proximity to gate

g_m - more constant with V_G

②

$$\frac{g_{MES}}{g_{HEMT}} = \frac{W \mu N_{MES}}{W \mu N_{HEMT}}$$

$$\frac{5000 \times 10^9 \times 0.3 \times 5 \times 10^{22}}{3000 \times 10^9 \times 0.9 \times 2 \times 10^{22}} = 1.39$$

g_m for MESFET is 1.39x higher. (2)

$$f_T \quad E = V/L \quad v = \mu E = \frac{\mu V}{L} \quad \tau = \frac{L}{v} = \frac{L^2}{\mu V}$$

$f_T = \frac{1}{2\pi\tau}$ \uparrow
Transit

$$\frac{f_{T_{MES}}}{f_{T_{HEMT}}} = \frac{\mu_{MES}}{\mu_{HEMT}} \quad \frac{v}{2\pi L}$$

f_T of HEMT is 3x higher. (2)

Similar g_m values (MESFET slightly higher)
Much better f_T for HEMT.

(2)

For breakdown


$$M_n \rightarrow \infty \quad 1 - \frac{1}{M_n} \rightarrow 1.$$

$$\alpha W = 1.$$


$$q(E) = 3.8 \times 10^7 \exp\left(-\frac{3 \times 10^{-6}}{E_n}\right) m^{-1} = \frac{1}{W}.$$

$$E_n = \frac{3 \times 10^6}{\ln[3.8 \times 10^7 \times 100 \times 10^{-9}]} = 2.25 \times 10^6 \text{ V/m} \quad (2)$$

This is the average field in the avalanche region.



$$\Delta E \approx \frac{eh}{E} dx$$



$$\frac{1.6 \times 10^{-19} \times 5 \times 10^{21} \times 100 \times 10^{-9}}{1.7 \times 10^{-10}}$$

Drift

region

$$\Delta E = 6.83 \times 10^5 \text{ V/m}$$


Breakdown Voltage - Area under curve

$$V_{\text{sat}} = \frac{d}{T} \quad f = \frac{1}{T} = \frac{V_{\text{sat}}}{d}$$


$$E_n \times 100 \text{ nm} + \left(E_n - \frac{\Delta E}{2}\right) \times 800 \text{ nm}$$

$$= 1.1 \times 10^5 \times 10^{-9} + 1.522 \times 10^{-7} = 1.752 \text{ V} \quad (2)$$

2b



Flash memory (Floating gate) MOSFET with two gates one of polysilicon, and surrounded by oxide. This floating gate is 'written' by placing charge on the upper control gate.




Normal FET operation -

No net charge on floating gate (just polarisation - charge)

V_T low.

②



HV pulse applied to word line - sufficient to bend bands and allow tunnelling to the floating gate

Trapped charge on floating gate (long lifetime)

Results in reduced charge in channel. ②

V_T high

Device read by applying a gate voltage sufficient

charge is overcome V_T low, but not V_T high, \rightarrow will then either be low or high when read. ②

The device is erased when a large negative voltage pulse is applied sufficiently large to bend the bands and allow electrons to tunnel out of the floating gate.

①

Read Voltage is 1.5V, V_T with no charge is 1.0V. so $V_{gs} > V_T$ in this case. We will need V_T with charge on the gate to be at least 1.5V (will accept slightly higher)

$$\Delta V_T (\text{charge ON-OFF}) \approx 0.5V$$

simple electrostatics $\Delta V_T = \frac{\Delta Q_{\text{float}}}{C_{ox}(\text{top})}$

$$\Delta Q_f = C_{oxfp} \Delta V_T$$

$$\Delta n_f = \frac{C_{ox} \Delta V_T}{e}$$

$$C_{ox} = \epsilon \epsilon_0 \frac{A}{d}$$

$$C_{ox} = \frac{3.9 \times 8.85 \times 10^{-12} \times (100 \times 10^{-9})^2}{20 \times 10^{-9}}$$

$$C_{ox} = 1.726 \times 10^{-17}$$


$$\Delta n_f = \frac{1.726 \times 10^{-17}}{1.6 \times 10^{-19}} \cdot 0.5 = 54$$

③

Very small no. of electrons involved

(i)

$$V_{GS} = V_{DS} = 0$$




depleted.

(2)

(ii)

$$V_{GS} > V_T$$

$$V_{GS} > V_{DS}$$




conducting channel induced under the gate.

(2)

(iii)

$$V_{DS} = V_{GS} - V_T$$



pinch off point


(2)

3b,


(1)

$$V_{GS} = V_{DS} = 0$$

no gate



(2)



3c Drain current $150\mu A$ at $1.5V$ Value at $20V$ + at $18.0V$

$$I_D = \frac{\mu_n C_{ox}}{L} \left[V_{GS} - V_T - \frac{V_{DS}}{2} \right] V_{DS}$$

$200nm \rightarrow L$

$$I_{D1} - I_{D2} = \frac{\mu_n C_{ox}}{L} [V_{GS1} - V_{GS2}] V_{DS} = 0.2V$$

$$= \frac{\mu_n C_{ox}}{L} [0.5] 0.2 \text{ in case 1}$$

$$= \frac{\mu_n C_{ox}}{L} [1.5] 0.2 \text{ in case 2.}$$

Cut!

$$C = 1 \times 10^{-6} \text{ F m}^{-2} \quad \mu = 0.06 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$$

$$\frac{\mu_n C_{ox}}{L} = \frac{1 \times 10^{-6} \times 6 \times 10^{-2} \times 1 \times 10^{-8}}{200 \times 10^{-9}} = 3 \times 10^{-4}$$

3c cont.

$$\Delta I_D (\text{case 1}) = 3 \times 10^{-4} \times 0.5 \times 0.2 = 30 \mu\text{A}$$

$$\Delta I_D (\text{case 2}) = 3 \times 10^{-4} \times 15 \times 0.2 = 90 \mu\text{A}$$

$$\text{at } 2\text{V } I_D = 150 + 30 = 180 \mu\text{A}$$

$$3\text{V } I_D = 150 + 90 = 240 \mu\text{A}$$

cut!
too long!

3d) $C_{ox} = 1.8 \times 10^{-11} \text{ F.m}^{-2}$ $\chi_{Si} = 4.1$ $\chi_{SiO_2} = 0.95$

$$C_{ox} = \frac{\epsilon_r \epsilon_0}{t_{ox}}$$

$$\frac{\epsilon_r}{t_{ox}} = \frac{C_{ox}}{\epsilon_0} = 2 \text{ nm}^{-1} \quad (t_{ox} = 1.95 \text{ nm})$$

① Required to double this $\rightarrow 4 \text{ nm}^{-1}$

Oxide A

$$\frac{\epsilon_r}{t_{ox}} = 4 \text{ nm}^{-1}$$

$$t_{ox} = \frac{\epsilon_r}{4} = 2 \text{ nm}$$

①


Oxide B

$$t_{ox} = \frac{\epsilon_r}{4} = 16$$

$$t_{ox} = 4 \text{ nm}$$

①

Barrier height



Oxide A

$$\chi_{Si} - \chi_A = 4.1 - 1 = 3 \text{ eV}$$

①

Almost same as SiO₂

Oxide B

$$\chi_{Si} - \chi_B = 4.1 - 3.7 = 0.4 \text{ eV}$$

①

Almost no barrier for oxide B ①

The greater thickness of oxide B would be advantageous in terms of lower leakage and better yield. However the barrier height is only 0.4 eV. This is insufficient and will result in a strong tunnelling current.

Oxide A is more suitable - a doubling of the capacitance with similar t_{ox} and barrier height to Si/SiO₂.

(4)

$$a) \tau_T = \frac{1}{2\pi f_{ec}}$$


$$\tau_{ec} = \tau_{BE} + \tau_{BC} + \tau_B + \tau_c$$

capacitance

τ_{BE} - Time required to charge the base-emitter junction capacitance - to allow carrier injection

τ_{BC} - Time required to charge base-collector junction - to allow carriers to flow through the device

(1)



(2)

τ_{BE} dependent on C_{BE} - charged by the diode current I_E .

$$\tau_{BE} \approx \frac{dQ_{BE}}{dI_E} \approx C_{BE} \frac{dV_{BE}}{dI_E}$$

differentiate diode eqn
(should be known)

$$\approx \frac{kT}{qI_E} C_{BE}$$

Reduce τ_{BE} - increase I_E or reduce C_{BE} (reduce doping in emitter)

τ_{BC} is related to C_{BC} charging time. (2)

V_{BC} is responsible for charging C_{BC} - an amount ΔV_{BC} . Kirchhoff's Law (or otherwise) (collector loop)

$$\Delta V_{BC} = \Delta V_{BE} + \Delta I_C (r_e + r_c)$$

$$\tau_{BC} = \frac{d\phi_{BC}}{dI_C} = C_{BC} \frac{dV_{BC}}{dI_C}$$

Substituting for ΔV_{BC} .

$$= C_{BC} \left(\frac{dV_{BE}}{dI_C} + r_e + r_c \right) \quad (2)$$

Improve τ_{BC}

- reduce parasitics r_e, r_c
- increase collector current I_C .
- reduce C_{BC} .

(2)

- b) HBT advantages. HBT - uses a heterojunction - different emitter + base materials
- (i) EB heterojunction. Limits the back injection of holes into the emitter. Base may now be E_B doped v. high E_B materials Si/SiGe, GaAs/AlGaAs.
- hole inf. suppressed. Higher inf. efficiency \rightarrow higher gain
- (ii) Higher base doping can now be used. $\frac{I_{np}}{I_{na}} \frac{A_E}{A_B}$
- reduced V_{BE} / C_{BC} delay time \rightarrow increased f_T
- (iii) can reduce emitter doping.
- ~~3 advantages~~ \rightarrow reduced C_{BE} \rightarrow reduced T_{BE} \rightarrow increased f_T

(IV) Lower band gap base generally means higher mobility material eg: InGaAs in GaAs based HBT's.

③ - one per correctly argued advantage

C. (i) Switching voltage

Reduce power dissipation - allow higher speeds + higher packing density.

Has reduced from $\sim 5V$ to $\sim 1.05V$ over many years primarily due to materials processing improvements.

Physical limitation - interface charges and unintentional doping in the channel contributing to a finite V_T .

Voltage must be $\gg V_T$.

Ultimate limit if V_T reduced $\rightarrow \sim 100mV$. Needs to be $\gg 4kT$. Logic swing for on and off state to be distinguishable.

Also limited by fluctuations in V_T due to the random position of dopants/impurities. ②

(ii) Gate dielectric thickness

Need a high C_g or at least to maintain it whilst scaling other factors.

I_D , g_m etc are $\propto \frac{1}{d_{ox}}$. ②

Dielectric thickness has been continually reduced until leakage due to QM tunneling has limited

uniformity problems leading to low yield also on issue.

(III) Gate material.

SiO_2 reached its limits some time ago.

Using 'high-K' oxides Hf_2O_3 to increase capacitance.
Can also back-off on thin dielectric thickness
other high K under investigation. (2)

(IV) Gate length.

Reduction in the gate length have given
major improvements $\rightarrow g_m, I_D, f_T$ etc all
scale well. Now very close to the limits of
optical lithography. (EUV) at $\sim 20-30\text{nm}$.
limits - could use E-beam lithography, but
relatively slow + expensive. Or x-ray methods, but
not yet fully developed.

Ballistic transport comes in at $< 20\text{nm}$.

Ultimate limit QM tunneling between source
+ drain - independent of gate (2)

(V) Interconnects.

Trend has been to smaller tracks, higher permits
 \rightarrow Increased resistance, mutual inductance, capacitive coupling to devices.

Using copper after development of Damascene process.