
## 2008 SOLUTIONS

Q1 (a) The transcendentance, gm, is the rate of change of drain current with respect to gate voltage. 2

Gate length L short to improve conductance of drainel between S+D and hance in crease the drange 2 in drain current for a given gate voltage drange.

Gate width, Z, large to increase gm since ID increases in proportion to Z for a given gate voltage change.



$$\implies f_T = \frac{g_m}{2\pi C_q}$$

Physically this is a time constant for x Ca, equivalent to the got capacitance diarging up through the resistance for.

$$g_{m} = -\frac{0.25 \times 10^{-6} \times 500 \times 10^{-6} \times 5 \times 10^{22} \times 0.4}{0.75 \times 10^{-6}} \left[ 1 - \left( \frac{1.5}{2.14} \right)^{\frac{1}{2}} \right]$$

$$= 0.085S = -85mS$$

$$f_{T} = \frac{g_{m}}{2\pi G_{q}}; C_{q} = \frac{E L Z}{a} = \frac{13.2 \times 8.85 \times 10^{-12} \times 500 \times 0.75^{2} \times 10^{-12}}{0.25 \times 10^{-6}}$$

$$= 1.75 \times 10^{-13} F$$

EEE 416/6040 3 2008 Q2. (a) (i) depletion region Vas (ii) 1 Vas >> Vos. VDS (iii) VDS = VGS - VT pind-of (4) (i)  $V_{qs} = V_{ps} = 0$ DXIDE GATE depletion

CCC 416/6040

02(cmt.)

(ii)

OxIDE

OXIDE

Vas

Visit Simple Sim

$$(C) \quad T_{D} = \frac{2\mu C_{ox}}{L} \left[ V_{qs} - V_{7} - \frac{V_{DS}}{2} \right] V_{DS}$$

$$T_{D}(2.5V) - T_{D}(1.5V) = \frac{2\mu C_{ox}}{L} \left[ 2.5 - 1.5 \right] 0.1$$

$$= 60\mu A \left( V_{7} \text{ is cancelled} \right)$$

$$\Rightarrow \mu = \frac{60 \times 10^{-6} \times 0.2 \times 10^{-6}}{2 \times 10^{-6} \times 0.1 \times 1 \times 10^{-6}}$$

$$= 0.06 \text{ m}^2 \text{ V}^{-1} \text{s}^{-1}$$

5

gm = 
$$\frac{\partial I_c}{\partial V_{be}}\Big|_{VCE} = \frac{9}{k7}I_{eo}\exp{\frac{9V_{SE}}{k7}} = \frac{9I_c}{k7}$$
(transcandacture)


Fr= in put dynamic resistance of ES junction

=  $\frac{\partial I_E}{\partial V_{AE}} = \frac{kT}{2I_E}$  (reduces with increased current drive). 2

(6'e - total depletion and differior charge 2

- out put conductance (  $\frac{\partial I_c}{\partial V_{cs}}$ ) | - due to Early Effect.

566 - base access resistance



(6) 
$$\hat{i}_{6} = \tilde{i}_{60} + \tilde{j}_{60} \times \tilde{i}_{60} \times \tilde$$

EEE416/6040 03 (cont.) 1 + j w C 6'2
gm at low frequency is >> juCo'e . hfe -> B (los frequency gain) 2 at high frequency I << jw Core : | hfe | = \frac{gm}{\omega \cup C6'e} /hfe/ = 9m = 1 at w= 2 Tf = ⇒ f = gm 271 C 6'2  $= \frac{ie}{2\pi C_{6'e} V_{6'e}} = \frac{ie}{2\pi Q_{\tau}}$ = 2TI TEC (c) 566' not involved therefore has no effect on fr.

Q4 (a)

i) Voltage - The supply and threshold voltage are scaled to notate electric field (avoid breakdown problems) and reduce power density (a V2).

Limits - VT > 120mV to maintain los off "currents Logic swing > 4kT to maintain 2

distinct logic states.

(ii) Oxide Thickness - to maintain capacitace and Lance ID and gm, oxide thickness needs to be reduced, i.e. ID, gm & dox. It himit - tunnelling lealeage currents limit, thickness possible due to excess pour possible due to excess pour can use "high k" dielectrics to wantain can use "high k" dielectrics to wantain oxide thickness and microage capacitance.

(iii) Gate hength- reducing gate length vicrases.

gm, ID, and fT.

Limits-need to use U-V, electron beau, X-ray

to dephe. himits at ~10nm, when

direct turnelling occurs between source

and drain.

(IV) Junction Depthe - in planted nt & pt centact

regions need to be reduced in size and together

with an increase in dopping level for Jo loth contacts and

chamits - solubility of dopout, out diffusion,

himits - solubility of dopout, out diffusion,

in plant damage, uninimum miplant

depth, reduced mobility due to

Q4 (cont.)

(V) Interconnects - get navorer

Limits - in creased resistance, inductance,

capacitive coupling

use copper and "low k" dielectric

between interconnect layers.

3

(b) 
$$C_{q} = \frac{\epsilon A}{d} = \frac{3.45 \times 10^{-11} \times 5 \times 0.09 \times 10^{-12}}{10^{-8}}$$
$$= 1.55 \times 10^{-15} f$$

P3 = \frac{1}{2} \times 0.5 \times 1.55 \times 10^{-15} \times 1 \times 3 \times 10^9

= 1.16 \times 10^{-6} W 2

Jour Jour

i.e. 4 x to devices within 10 x 10 mm²

-. Power density = 1.16×10-6 10×10×10-12

= 1.16×104W/m2

= 1.16 W cm-2 2

This power density would prouse problems of cooling in lap top applications