Data Provided: None



DEPARTMENT OF ELECTRONIC AND ELECTRICAL ENGINEERING

Spring Semester 2015-16 (3.0 hours)

EEE339 Digital Engineering

Answer FIVE QUESTIONS comprising AT LEAST TWO each from part A and part B. No marks will be awarded for solutions to a sixth question, or if you answer more than three questions from parts A or B. Solutions will be considered in the order that they are presented in the answer book. Trial answers will be ignored if they are clearly crossed out. The numbers given after each section of a question indicate the relative weighting of that section.

Part A

- **A1** a. i) In the context of a discrete-time system, explain the concepts of causality, stability, linearity and time invariance. (5 marks)
 - ii) Determine whether the following system is (a) causal, (b) stable, (c) linear time-invariant: (3 marks)

$$y[n] = \sum_{k=-1}^{6} x[n-k]$$
 (8)

b. The following is a linear time-invariant (LTI) system (Figure A1) with an input x[n] and an output y[n]. It consists of three sub-systems with impulse responses $h_1[n]$, $h_2[n]$, and $h_3[n]$, respectively.




Figure A1

Suppose their impulse responses are given by

$$h_1[n] = h_2[n] = \begin{cases} 1 & n = 0,1 \\ 0 & otherwise \end{cases}$$
 and $h_3[n] = \begin{cases} 1 & n = 1,2 \\ 0 & otherwise \end{cases}$

- i) Calculate the impulse response of the whole LTI system. (6 marks)
- ii) State the gain of the system for $\Omega = 0$ and $\Omega = \pi$. (2 marks)

(8)

c. State the Nyquist sampling theorem and determine the minimum sampling frequency required for sampling the following continuous-time signal x(t)

$$x(t) = \cos(30\pi t) + \cos(50\pi t) + \cos(100\pi t)$$
 (4)


- **A2** a. i) Give the expressions for the unit sample sequence and the unit step sequence. (2 marks)
 - ii) We can express the unit step sequence in terms of the unit sample sequence in two different ways. Give these two expressions. (2 marks)

(4)

- **b.** For a particular linear discrete-time filtering system, its output y[n] for each time index n is given by the average of its inputs at n and n-1.
 - i) Obtain the linear constant coefficient difference equation describing the behaviour of the filter. (2 marks)
 - ii) Determine the z-transform H(z) for this system and sketch the associated polezero plot. (4 marks)
 - iii) Is this system a minimum phase system? Explain your answer. (3 marks)

(9)

- c. i) As far as possible, derive the transfer function for an IIR filter which has the z-plane pole-zero plot shown in the following (Figure A2), where there are 2 poles and 2 zeros (3 marks).
 - ii) Sketch the frequency response of the filter (no details needed) Does it possess a lowpass, highpass, bandpass or bandstop characteristic (4 marks)?



(7)

EEE339 2 CONTINUED

A3 a. The impulse response h[n] of an LTI discrete-time system is given by

$$h[n] = \delta[n] + 3\delta[n-1] - \delta[n-2].$$

Use z-transforms to calculate the output y[n] of the system given the input signal

$$x[n] = \delta[n] + 3\delta[n-1] - \delta[n-2] + 3\delta[n-3].$$

(5)

b. Give the expressions for the Discrete Fourier Transform (DFT) and Inverse DFT, and calculate the DFT of the discrete series $x[n]=\{0.5, 1, 1, 0.5\}$.

(6)

c. Consider a sequence $x_1[n]$ whose length is L (nonzero for n=0, 1, ..., L-1) and a sequence $x_2[n]$ whose length is P (nonzero for n=0, 1, ..., P-1). A linear convolution of these two sequences will generate a third sequence $x_3[n]$. Describe the process involved in calculating this linear convolution using DFT.

(5)

d. A lowpass digital filter is to be designed and the first order lowpass filter given in the following equation is used as a prototype, where ω_b is the filter cutoff frequency.

$$H(s) = \frac{\omega_b}{s + \omega_b}$$

Design the digital filter using the Impulse Invariance method if ω_b =5rad/sec and the filter is implemented at a sampling frequency of 8Hz. (4 marks)

(4)

A4 a. A sequence is said to be the eigenfunction of a linear time invariant (LTI) system, when given such a sequence at its input, its output is a simple scaled version of the same sequence. Determine whether the sequence $x[n]=\alpha^n$ (α is a nonzero constant) is the eigenfunction of an LTI system. Explain your answer.

(4)

b. Consider the system function

$$H(z) = \frac{1 + 2z^{-1}}{1 - 1.5z^{-1} + 0.9z^{-2}}$$

Give its direct form I and direct form II implementation structures.

(4)

c. Given the spectral coefficients of a filter, H(k), which are symmetrical about k=0, the original impulse response h[n] can be reconstituted using the following equation, where N is the total number of coefficients:

$$h[n] = \frac{1}{N} \sum_{k=-(N-1)/2}^{(N-1)/2} H(k) e^{j2\pi nk/N} = \frac{1}{N} \left(H(0) + 2 \sum_{k=1}^{(N-1)/2} H(k) \cos(2\pi nk/N) \right)$$

From this you are going to design a **highpass** FIR filter with N=5 coefficients with a passband range between 0.5kHz and 1kHz at a sampling frequency $f_s=2$ kHz.

(6)

EEE339 3 TURN OVER

Use the frequency sampling method to calculate the FIR filter coefficients (6) marks).

d. Suppose $X_1(z)$ is the z-transform of the sequence $X_1[n]$ and $X_2(z)$ is the ztransform of the sequence $x_2[n]$. Then we have the following property:

$$x_1[n] * x_2[n] \xleftarrow{z-transform} X_1(z)X_2(z)$$

where * denote the convolution operation. Derive the above result.

(6)

Part B

- **B1** Briefly explain the following terms when applied to the addressing modes of a a. microprocessor instruction.
 - i) Implied Mode **(2)**
 - ii) Immediate Mode **(2)**
 - iii) Register Indirect **(2)**
 - iv) Based Memory Addressing **(2)**
 - Calculate $1101_2 \div 100_2$ (decimal 13 divided by 4) by non-restoring division. The b. data values must all be held in byte wide storage locations. Show each step of the calculation in binary. You must start the process by left shifting the divisor by three places (multiplication by 2^3) in order to demonstrate a process whereby any four bit positive integer could be divided by any three bit positive integer. **(7)**
 - Explain with the aid of a simple diagram what is meant by the term 'synchronous c. **(2)** pipeline' in relation to a digital system.
 - A multi-stage synchronous pipeline is to be modelled in Verilog. Would you use blocking or non-blocking assignments? Explain your reasoning.

(3)

B2 a. Sketch a possible hardware implementation of a serial shift-and-add multiplier (using a parallel adder) for multiplying two n-bit numbers. Carefully describe the initial circuit conditions.

(6)

For the more general case of multiplying an m-bit multiplicand by an n-bit multiplier, how long will it take to generate the product?

(2)

Outline the operation of a serial shift-and-add multiplier with reference to the multiplication of two unsigned integers, 110_2 by 101_2 using a table to show the states of the circuit at each stage.

(4)

b. Using the example of 110_2 multiplied by 011_2 (where 110_2 is the multiplicand and 011_2 is the multiplier) describe how basic shift and add multiplication can be extended to handle multiplication of a signed multiplicand by an unsigned multiplier.

(4)

c. Rather than forming partial products by successively left-shifting the multiplicand, an alternative implementation for a shift and add multiplier is to *right-shift* the accumulated partial product after each stage. Again with reference to 110₂ by 011₂, the steps in right-shift multiplication are:

110	
101 ×	
000	Initial value of partial product total
110	First partial product
110	Running total of partial product
0110	Right shift
000	Second partial product
0110	Running total of partial product
00110	Right shift
110	Third partial product
11110	Running total of partial product
011110	Right shift = Final answer

Notice that at each stage, after forming the running total of partial products, the result is right-shifted by one place to correctly align the running total to receive the next partial product.

What are the main advantages of this right-shift multiplication over the left-shift version in part (a) of this question? (4)

EEE339 5 TURN OVER

EEE339

(2)

- **B3** a. Considering the architecture of a Reduced Instruction Set Computer (RISC)
 - i) Why do RISC machines contain a large number of registers?
 - ii) What is the principal advantage gained by reducing the number of instructions available in a RISC machine?(2)
 - iii) Why is the instruction set in a RISC machine limited to simple instructions? (2)
 - **b.** Explain the difference between the following terms in the Verilog Hardware Description Language (HDL):
 - i) The types wire and reg (2)
 - ii) An initial procedure and an always procedure (2)
 - iii) inertial and transport delay (3)
 - **c.** Draw a truth table for the circuit described by the following Verilog code.

```
module digcomponent (output reg [3:0] y, input [1:0] a);
```

integer i;

always @ (*) for $(i = 0; i \le 3; i = i + 1)$ if (a == i) y[i] = 1;else y[i] = 0;

endmodule (3)

Describe the function that is implemented by this code. Hence, rewrite the code to expand the same functionality for a component with a three bit input and an eight bit output.

(4)

B4	a.	Briefly describe the two principal elements that make up the central processing
		unit (CPU) of a microprocessor. How are they inter-connected? What is the role
		of any feedback connection between these two elements?

(4)

b. In a central processing unit (CPU), the sequence of control signals can be generated either using hardwired logic or a look-up table (microcoding). What is the advantage of the microcoding approach?

(2)

c. i) Sketch a simple microcoding arrangement.

(4)

ii) Briefly describing the operation of each functional block.

(6)

d. What is the disadvantage of generating micro-instructions using the simple microcoding arrangement in (c) above? Describe how *vertical microcoding* can be used to address this problem. What is the disadvantage of using *vertical microcoding*?

(4)

WL/NJP/ JRod