

1a) Simultaneous switching noise

Transients in the power drawn by various parts of the circuit (e.g. MOSFETs switching) causes a transient in the power supply line (or in the ground line). This then affects the operation of other parts of the circuit.

Needs low impedance source and ground interconnects (short leads, multiple power and ground leads). Can be reduced by the introduction of decoupling capacitors to compensate for the parasitic inductance of the supply & ground lines.

Cross-Talk

Signal on one line induces a signal on another line due to electromagnetic coupling. Usual problem is the mutual inductance between two lines/pin-outs. This is a function of the overall length of the lines and of their <sup>cross sectional area</sup> separation. So one needs to minimise the lead length ~~and~~ use as wide a possible separation and use as large as possible area. May also use well separated pin-outs on the package for important signals (rather than adjacent ones).

1b)  
QFP

$$y_d = 7.14 \quad d/l = 0.14$$

$$BGA = 162 = 0.6$$

QFP

$$\ln \left( 7.14 + \sqrt{1 + (7.14)^2} - \sqrt{1 + (0.14)^2} + 0.14 \right)$$

$$\ln (7.14 + \sqrt{51.9} - \sqrt{1.02} + 0.14)$$

$$\ln (13)$$

$$M = \frac{\mu_0 L}{2L} ( \quad )$$

$$7034 \times 10^{-12} \times \ln 13 = 1.80 \times 10^{-11} \text{ H}$$

$$1.8 \text{ pH}$$

$$44.5 \text{ } 1.8 \text{ nH}$$

BGA

$$\ln (1.62 + \sqrt{1 + (1.62)^2} - \sqrt{1 + (0.6)^2} + 0.6)$$

$$\ln (1.62 + \sqrt{3.79} - \sqrt{1.36} + 0.6)$$

$$\ln (3.05)$$

$$m = 2.816 \times 10^{-12} \ln(3) = 3.09 \times 10^{-12} \text{ H}$$

$$\begin{array}{l} \text{QFP} = 36 \text{ nS} \quad 44.5 \text{ MHz} \quad 3 \text{ pH} \\ \text{BGA} = 1.4 \text{ nS} \quad 111 \text{ MHz} \quad 0.288 \text{ nH} \end{array}$$

$$\text{Time constant} = L/R$$

$$\text{QFP} = \frac{1.8 \times 10^{-11}}{0.5} = \frac{2.78 \times 10^{-10}}{36 \times 10^{-12}} \text{ sec}$$

$$f_{\text{max}} = 1 / 36 \times 10^{-12}$$

1c) From notes, with a diagram suggested.

Important elements are

The overall package - typically the butterfly type

The use of a TE cooler - needs a thermistor on the package

The fiber held by a ferrule and glued/welded at final alignment.

The use of a monitoring photodiode.

The use of wire bonding (often multiple bonds)

Final alignment

Output of the fiber is monitored <sup>whilst the laser is</sup> and the <sup>operated</sup>

fiber input face is moved on an x-y-z stage until the output is peaked. Once positioned the fiber holder is glued or welded into place.

# 1d) Accelerated testing

Testing under more extreme conditions than normal in order to induce accelerated failure. From this we can estimate the failure rate under normal conditions (assuming we know the dependence)

Done because testing components for  $10^4 - 10^6$  hours is impracticable before product launch.

Stresses: Temperature, Voltage, Current, Temp cycling, humidity, mechanical.

$$R = R_0 e^{-E_a/k_B T} \quad \text{time} = R^{-1}$$

$\nearrow$   
rate

$$\frac{t_1}{t_2} = \frac{R_2}{R_1} = e^{\frac{E_a}{k_B} \left( \frac{1}{T_1} - \frac{1}{T_2} \right)}$$

$$\ln \left( \frac{t_1}{t_2} \right) = \frac{E_a}{k_B} \left( \frac{1}{T_1} - \frac{1}{T_2} \right)$$

$$T_2 = 100^\circ\text{C} = 373\text{K} \quad \frac{1}{T_2} = 2.681 \times 10^{-3}$$

$$T_1 = 25^\circ\text{C} = 298\text{K} \quad \frac{1}{T_1} = 3.356 \times 10^{-3}$$

$$E_a = 0.3\text{eV} \quad \frac{E_a}{k_B} = \frac{0.3 \times 1.6 \times 10^{-19}}{1.38 \times 10^{-23}} = \frac{3478}{6956}$$

~~$$\frac{1}{T_1} = \frac{\ln(t_1/t_2)}{(E_a/k_B)} + \frac{1}{T_2}$$~~

$$\ln\left(\frac{t_1}{t_2}\right) = 6956 (3.356 - 2.681) \times 10^{-3}$$

$$= 4696$$

$$t_1/t_2 = e^{4696} = 109.6$$

$$t_2 = 25^\circ\text{C}$$

$$t_2 = 900 \quad t_1 = 9.8 \times 10^4$$

2a

SOC - Integration of all (or most) discrete IC's onto a single silicon die

SIP - Retain individual silicon die and package together on a single substrate with interconnects.

### SOC advantages

Dense packaging/routing - short interconnects - low parasitics compared to the other approaches (esp. individual ICs). Better for high speed. Good for low noise since there are no internal off-die interconnects.

Reduction in PCB complexity - simplifies the assembly of the electronic system.

Improved architecture - not now designing individual IC's to have external interconnects - frees up real estate and allows greater packing density leading to smaller and more efficient / more complex systems.  
+ economies of scale

### Disadvantages

Compared to SIP.

Expensive design exercise and new tooling whereas SIP uses individual IC's which already exist. May not be cost effective.

Difficult to integrate diverse technologies eg. CMOS, Bipolar, RF, MEMS. SIP retains individual ICs so no fundamental issues.

Difficult to isolate different functions - crosstalk as SSN due to other signals.

2b) We discuss the power dissipated in CMOS switching in the lecture. This will scale according to the frequency and the no. of transistors. If it did this the power dissipated would be 320 kW!!

There has been a ~~big~~ reduction in the supply voltage to compensate for this. This comes from a progressive reduction in the MOSFET threshold voltage. Latest processors are using  $V_s \sim 0.8-0.9V$  rather than  $2.5V$ . Capacitance has also been reduced, as has the switching factor (through systems design)

Pent's rule

$$T = 9 G^P$$

↗                  ↖  
Terminals      Gates

A (Pentium)  $3.1 \times 10^6$  transistors  $\rightarrow 5 \times 10^5$  Gates

B (Core i7)  $2.2 \times 10^9$  transistors  $\rightarrow 3.2 \times 10^8$  gates

A)  $T = 9 \times 190$        $T = 95$

B)  $T = 9 \times 266$        $T = 1333$

For device A, 95 terminals could possibly be done using a Quad surface mount package - eg. QFP, however 95 terminals is a bit too much - thus did use a Pin grid array

SW is probably too much to use a plastic package ~~or ceramic~~

For IC(B) 1333 terminals dictates the use of a full sized Ball grid or Pin grid array (actually uses a PGA). Package is ceramic - with metal layers in a composite.

2b)

Heat transfer

$$R_{TH} = L / KA \quad \Delta T = Q \cdot R_{TH} = \frac{QL}{KA}$$

$$R_{TH} \text{ Alumina} = \frac{5 \times 10^{-3}}{300A} \quad \underline{A} \quad \underline{B} \quad 162 \quad 334 \times 10^{-1}$$

$$R_{TH} \text{ Aluminium} = \frac{10 \times 10^{-3}}{216A} \quad 4.63 \times 10^{-1} \quad 9.3 \times 10^{-2}$$

$$R_{TH} \text{ Epoxy} = \frac{100 \times 10^{-6}}{0.5A} \quad 2 \quad 4 \times 10^{-1}$$

$$R_{TOTAL} = R_{TH} \text{ Alumina} + R_{TH} \text{ Aluminium} + 2 \times R_{TH} \text{ Epoxy}$$

Totals

$$A \Rightarrow 6.13$$

$$B \Rightarrow 1.222$$



$$Q_{\text{pentium}} = 8W$$

$$\Delta T = 8 \cdot 6.13 = 49^{\circ}C$$

$$Q_{\text{core i7}} = 130W$$

$$\Delta T = 130 \cdot 1.227 = 150^{\circ}C$$

$$85 - 49 = 36^{\circ}C \quad \text{Reasonable}$$

$$85 - 150^{\circ}C = -65^{\circ}C_{-74} \quad \text{Unreasonable.}$$

'New' Epoxy.

$$R_{TH \text{ New}} = \frac{100 \times 10^{-6}}{8A}$$

	<u>Pentium</u>	<u>core i7</u>
$R_{TH}$	$1.25 \times 10^{-3}$	$2.5 \times 10^{-4}$
$R_{\text{TOTAL}}$	2.13	0.43
$\Delta T$	17	56
$T$	$68^{\circ}C_{66}$	$29^{\circ}C_{23.5}$

Both reasonable.

2c

Newton's law of cooling

Assume  $T_{\text{amb}} = 20^{\circ}C$

$$Q = h \times A \times \Delta T$$

$$\text{Pent A} = 2 \times 0.01^2 \times 48 = 0.48 - 0.96 \quad 9.6mW$$

$$\text{i7 B} = 2 \times 0.05^2 \times 9 = 0.45 - 0.9 \quad 0.9mW$$


This is  $\sim 1\text{ W}$  of cooling, which is totally insufficient. We need to dramatically increase the effective area, which we can do by adding fins to the heat sink.

A typical assembly then has a fan blowing air over a multiply-finned heat sink. We are going to have to increase the effective area considerable up to  $100\times$  for IC B.

1

Solutions

A

~~B~~


Copper used to increase thermal conductivity and lower thermal expansion coef.

~~B~~

from data: Airflow = 20 CFM =  $20 \times 0.0283$   
 $= 0.566 \text{ m}^3/\text{min}$

from data: cross-sectional area of fan =  $\pi \cdot r^2$   
 $r = 35 \text{ mm}$  (half of fan size)  
 $= \pi (35 \times 10^{-3})^2$   
 $= 38.5 \times 10^{-4} \text{ m}^2$

~~Hence vol. air/min =~~




$$V = AL$$

$$V = 0.566 \text{ m}^3, A = 38.5 \times 10^{-4} \text{ m}^2 \Rightarrow L = \frac{0.566}{38.5 \times 10^{-4}} = 147 \text{ m}$$

$$\Rightarrow \text{in one second: } \frac{L}{60} = 2.45 \text{ m ie velocity} = \underline{\underline{2.45 \text{ m/s}}}$$

From graph:



$$\underline{\underline{R = 2^\circ\text{C/W}}}$$

1

(D) (C)  $Q = 25 \text{ W}$

Assume:  $T_{\text{max}} = 125^\circ\text{C}$      $T_{\text{room}} = 20^\circ\text{C} \Rightarrow \Delta T = 105^\circ\text{C}$

$$\frac{\Delta T}{Q} = R_{P_4} + R_{\text{cooler}} + R_{\text{interface}}$$

Assume  $R_{\text{interface}} \sim 0$

$$\therefore R_{P_4} = \cancel{R_{\text{cooler}}} \frac{\Delta T}{Q} - R_{\text{cooler}}$$

$$= \frac{105}{25} - 2$$

$$= \underline{\underline{2.2^\circ\text{C/W}}}$$

↑ from (C).  
if not, then make  
assumption...

(D)

At high altitude air pressure is less, therefore lower mass of air forced onto heatsink (same volume of air). Heat transfer is by conduction from heatsink surface to gas, hence less gas = less conduction. ~~ie lower~~, ie higher thermal resistance.

(E)

Large number of tracks (478 pins)  $\Rightarrow$  high density. 4 layer board necessary to cope with this high density. For a 2 layer board the track pitch would be too high.

(F)

- cloth + resin  $\rightarrow$  prepreg.
- prepregs + copper  $\xrightarrow{\text{heat}}$  2 layer laminate
- Photo lith + vias (blind)
- 2 x 2 layer board + prepreg + heat  $\rightarrow$  4 layer board. Vias through
- Solder mask.

2

(A)

SAC305

Sn	96.5 wt%	Tin
Ag	3.0 wt%	Silver
Cu	0.5 wt%	Copper

(B)


Solder microspheres - electrical connection, etc  
 Flux (organic acid) - remove surface oxide  
 Solvent (organic) - enables paste to be spread  
 Binder/Rheology modifier - make it easier to spread.

(C)

Eutectic - lowest melting point for the ternary Sn-Ag-Cu system, hence ~~lower~~ lower heating costs and thermal shock to components.

Also, eutectic composition goes direct from solid  $\rightarrow$  liquid, without ~~intermediate~~ liquid/solid mixtures of varying composition hence ~~these~~ hence accurate melting point, making process control easier.

(D)



1. Preheat - gradual, to avoid thermal shock. Solvent evap. Moisture removed
2. Soak - ensure isothermal, flux activated
3. Reflow - rapid heating above  $T_m$  'Reflow' of solder.
4. Cooling - rate critical to avoid stresses and grain growth.

2  
E

$$Z_0 = \frac{87}{(1.41 + \epsilon_{eff}^{1/2})} \ln \left( \frac{6h}{(0.8w + t)} \right)$$

Given:  $h = 200 \times 10^{-6} \text{ m}$   $\epsilon_{eff} = 4$

Assume:  $Z_0 = 50 \Omega$   $t = 35 \times 10^{-6} \text{ m}$  (102 copper)

Rearranging:  $Z = K_1 \ln K_2 \therefore e^{Z/K_1} = K_2$

$$K_2 = e^{Z/K_1} = e^{50 / \left( \frac{87}{1.41 + \epsilon} \right)} = 1.9598 = 7.0979$$

$$K_2 = \frac{6h}{0.8w + t} \therefore w = \left( \frac{6h}{K_2} - t \right) \times 0.8$$

$$K_2 = K_3$$

$$\therefore w = \left( \left( \frac{6 \times 200 \times 10^{-6}}{7.0979} \right) - 35 \times 10^{-6} \right) \times 0.8$$

$$= \underline{\underline{107 \mu\text{m}}}$$

$$t = 0 \mu\text{m} \rightarrow w = 135 \mu\text{m}$$

$$t = 1 \mu\text{m} \rightarrow w = 134$$


$$t = 10 \mu\text{m} \rightarrow w = 127$$

$$35 \mu\text{m} \rightarrow 107$$

100  $\mu\text{m} \rightarrow 55 \mu\text{m}$   
500  $\mu\text{m} \rightarrow -ve!$   
170  $\mu\text{m} \rightarrow 0$

F

$\epsilon_{eff}$  - effective dielectric constant.



- made up from  $\epsilon_{air}$ ,  $\epsilon_{PCB}$

G

Crosstalk - <sup>charging</sup> current in one conductor induces voltage in another  $V \sim 30 \text{ mV}$  - insignificant, But if we have 32 tracks, then  $V \approx 32 \times 30 \sim 1 \text{ V}$  - sizeable spike!


H


Make track for for apart.  
Switch to ~~shielded~~ strip line.

PTO  $\rightarrow$


new d.

strategies to minimise impedance changes on PCB tracks:


Avoid sharp corners: 

Avoid junctions: 

use ground planes to surround signal - stripline:



with vias:



nearest approx. to coax.

Avoid slots in ground plane beneath tracks.