

EEE 6212 Semiconductor Materials

Lecture 22: transistors





EEE 6212 - Semiconductor Materials


2


Lecture 22: transistors


- principle of bipolar junction transistors (BJTs)
- transconductance
- transistor families
- BJT properties
- MOSFET design and properties
- multigate MOSFET devices












The base-collector depletion region (hatched) increases with increasing base-collector voltage, $V_{\rm cb}$. The **base width shrinks** correspondingly. Then more carriers (e- in the case of an npn-BJT) transit the base because


- 1. the time for crossing the narrower base decreases and more charge carriers can transit the base without recombination, hence I_c increases.
- 2. the charge gradient across the base increases, hence also $I_{\rm p}$ increases.

The result of a larger net current gain α is a finite slope on the output characteristic, corresponding to a smaller output impedance, r_0 . This is bad if one wants to construct a current source which ideally would have $r_0 \to \infty$ so that any voltage change across the BJT would not cause any change in the output current (all ideal curves would be horizontal). So, if the transistor has a high impedance load, such as a current source, then we need to model the Early effect of reduced base width by including serial resistors $r_{\rm ce}$ (and sometimes also $r_{\rm cb}$).





EEE 6212 - Semiconductor Materials **BJT cut-off frequency**



param. relationship

 $C_{\rm e}$ emitter diffusion capacitance can be determined from measurements of the transition frequency, $f_{\rm t}$, which is the intrinsic no-load figure-of-merit of speed for a BJT


$$f_t = \frac{g_m}{2\pi (C_e + C_{cb})} \approx \frac{g_m}{2\pi C_e}$$
, if $C_e >> C_{cb}$

deduction: Consider frequency $f=\omega l(2\pi)$ of a resonant circuit with $R_{\rm eff}||C_{\rm eff}$, when all energy is alternatingly stored in $R_{\rm eff}$ and in $C_{\rm eff}$, so that $R_{\rm eff}=1/(\omega C_{\rm eff})$. This gives $\omega=1/(R_{\rm eff}C_{\rm eff})$. Here, $i_{\rm e}=0$ if the voltage $v_{\rm be}=i_{\rm b}r_{\rm be}$ across $r_{\rm be}$ corresponds to the voltage drop across $C_{\rm eff}=C_{\rm e}+C_{\rm cb}$ (as $C_{\rm e}$, $C_{\rm cb}$ are in parallel) where a larger current $\beta i_{\rm b}$ flows. Setting $r_{\rm be}i_{\rm b}=v_{\rm be}=\beta i_{\rm b}/(\omega C_{\rm eff})$ with $r_{\rm be}=\beta lg_{\rm m}$ gives above.





EEE 6212 - Semiconductor Materials


BJT design in CMOS technology





- if collector C_1 is incorporated into the well, then a lateral pnp BJT is formed by $E\text{-}B\text{-}C_1$ where the additional MOSFET gate ensures reverse biasing (i.e. corresponding source drain-contacts operate in the cut-off region) *but*
- a biased substrate forms collector of a parasitic vertical pnp BJT formed by <u>E-B-C₂</u> for some electrons diffusing out of the n-well













EEE 6212 - Semiconductor Materials Derivation of MOSFET transconductance

in the saturation region: $i_D \approx \frac{1}{2} \mu_n C_{ox} (W/L) (v_{GS} - V_{to})^2$

differentiating yields transconductance:

 $g_{\rm m} = {\rm d}i_{\rm D}/{\rm d}V_{\rm GS} = \mu_{\rm n}C_{\rm ox} \ W/L \ (V_{\rm GS} - V_{\rm to}) = 2i_{\rm D}/V_{\rm ov}$

is lower than for BJTs,

as $i_{\rm D}$ is usually up to a few A, while $V_{\rm ov} = V_{\rm GS} - V_{\rm to} = 0.2 - 0.5 {\rm V}$. Hence, use the ratio $i_{\rm D}/V_{\rm ov}$ as operational design parameter.




EEE 6212 - Semiconductor Materials latchup in CMOS technology

typical n-channel and p-channel MOSFET device pair involves several pn-junctions to implement (e.g. as inverter)

formation of two parasitic BJTs by the n-well MOSFETs, (b) a lateral npn a vertical pnp BJT


positive feedback occurs if the BJTs enter the active region, have $\beta > 1$ and start to conduct. This can destroy the circuit.






EEE 6212 - Semiconductor Materials Example of typical MOSFET circuit: centroid layout

- The circuit is a differential amplifier, as the source electrodes are connected to a common current source and the diff. signals are fed into opposite base electrodes.
- Problem: diff. amplifiers are very sensitive to any mismatch between the two signal paths, which would increase the common-mode and decrease the diff. mode signal.



- Solution: replace single transistors by pairs of transistors at opposite positions on the substrate to eliminate linear process gradients, such as variations of $t_{\rm ox}$, that can be decomposed into x- and y- components.
- Disadvantage: longer lines for cross-connection






EEE 6212 - Semiconductor Materials body or substrate effect in MOSFETs

- problem: substrate acts as 4th terminal (called body) which results in another pn-junction between the induced channel and the substrate
- substrate is usually common to many MOSFETs within a device and connected to most negative [positive] supply voltage in NMOS [PMOS], hence resulting reverse bias $V_{\rm SB}$ between source and body (in NMOS) will affect device operation by widening the depletion region and reducing the channel depth, so that $V_{\rm GS}$ has to be increased to maintain constant operation conditions and keep $i_{\rm D}$ constant.



EEE 6212 - Semiconductor Materials small signal circuit model of a MOSFET



NB: Occasionally, you may also see a substrate on a MOSFET small signal circuit diagram as the substrate can act like an extra gate. Usually the substrate is connected to $-V_{\rm dd}$. This needs to be taken into account only if there is ripple on $V_{\rm add}$.

symbol	meaning ripple on V_{dd}
$C_{\rm gs}$	capacitance between gate and source contact
$C_{\rm gd}$	capacitance between gate and drain contact
$V_{\rm gs}$	voltage between gate and source
$V_{ m thresh}$	threshold voltage that must be applied to the gate-source connection to create a conducting channel (enhancement mode MOSFET), typically a few volts
$r_{\rm ds}$	apparent resistance of the conducting channel between source and drain. As $V_{\rm ds}$ is increased above $V_{\rm thresh}$ the conducting channel changes shape (shortens) and $I_{\rm d}$ then depends on $V_{\rm ds}$ in the saturation region ($V_{\rm ds}$ > $V_{\rm ns}$ - $V_{\rm thresh}$ = 'overdrive voltage').
I_{d}	drain current: $I_d = \frac{1}{2} \mu C_{ox} W/L (V_{gs} - V_{thresh})^2 (1 + \lambda V_{ds})$, if $V_{ds} > V_{gs} - V_{thresh} > 0$
	where μ is charge-carrier mobility, $C_{\rm ox}$ the gate oxide capacitance per unit area, W the gate width, L the gate length and λ the channel-length modulation parameter
g_{m}	transconductance of the MOSFET device: $g_m = 2 I_d / (V_{qs} - V_{thresh})$
f_{t}	transition frequency: $f_{l^{\approx}} g_{m}/(2\pi C_{gs})$



EEE 6212 - Semiconductor Materials

Gate capacitance and high frequency behaviour of MOSFETs

Gate capacitance can be modelled by three capacitances $C_{
m GS},\,C_{
m GD}$ and $C_{
m GB}$

• MOSFET is **cut off**: channel disappears, thus

$$C_{GS} = C_{GD} = 0$$
, but $C_{GB} \approx WLC_{ox}$

• MOSFET operates in **triode region** with small $v_{\rm DS}$: channel will be uniform in depth and total gate capacitance $WLC_{\rm ox}$ is distributed equally between source and drain ends:

$$C_{GS} = C_{GD} = \frac{1}{2} WLC_{OX}$$

• MOSFET operates in **saturation** where the channel has a tapered shape and is pinched off near the drain, so

$$C_{\rm GD}$$
=0, $C_{\rm GS}\approx 2/3~WLC_{\rm ox}$

Note: An additional small capacitance component should be added to $C_{\rm GS}$ and $C_{\rm GD}$ in all above equations due to spatial overlap of regions where source and drain diffusion extend slightly under the oxide gate, typically <10%



EEE 6212 - Semiconductor Materials

Gate capacitance and high frequency behaviour of MOSFETs

Hybrid- π model for small high-frequency signals of MOSFET

