


# CMOS Characteristics (II)

- Fan-out
- Resistive Loads
- Driving LEDs
- TTL CMOS Interfacing

# Fan-Out


Fan-out specifies the number of standard loads that can be connected to the output of a logic gate without degrading its normal operation.  
( standard load = input to a gate of same family)



A CMOS gate has very high input impedance due to the gate insulating material. They consume a very small amount of current.

Typical 5V CMOS values

$I_{IL}$  - maximum current that flows into the input in the LOW state ( )  
 $I_{IH}$  - maximum current that flows into the input in the HIGH state ( )



# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:

Commercial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ; Military:  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$


Sym.	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH level	Guaranteed logic HIGH level		3.15	—	—	V
$V_{IL}$	Input LOW level	Guaranteed logic LOW level		—	—	1.35	V
$I_{IH}$	Input HIGH current	$V_{CC} = \text{Max.}$ , $V_I = V_{CC}$		—	—	1	$\mu\text{A}$
$I_{IL}$	Input LOW current	$V_{CC} = \text{Max.}$ , $V_I = 0\text{V}$		—	—	-1	$\mu\text{A}$
$V_{IK}$	Clamp diode voltage	$V_{CC} = \text{Min.}$ , $I_N = -18\text{mA}$		—	-0.7	-1.2	V
$I_{IOS}$	Short-circuit current	$V_{CC} = \text{Max.}$ , <sup>(3)</sup> $V_O = \text{GND}$		—	—	-35	mA
$V_{OH}$	Output HIGH voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IL}$	$I_{OH} = -20\mu\text{A}$	4.4	4.499	—	V
			$I_{OH} = -4\text{mA}$	3.84	4.3	—	V
$V_{OL}$	Output LOW voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IH}$	$I_{OL} = 20\mu\text{A}$	—	.001	0.1	V
			$I_{OL} = 4\text{mA}$	—	0.17	0.33	
$I_{CC}$	Quiescent power supply current	$V_{CC} = \text{Max.}$ , $V_{IN} = \text{GND}$ or $V_{CC}$ , $I_O = 0$		—	2	10	$\mu\text{A}$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE, $C_L = 50\text{pF}$

Sym.	Parameter <sup>(4)</sup>	Test Conditions		Min.	Typ.	Max.	Unit
$t_{PD}$	Propagation delay	A or B to Y		—	9	19	ns
$C_I$	Input capacitance	$V_{IN} = 0\text{V}$		—	3	10	pF
$C_{pd}$	Power dissipation capacitance per gate	No load		—	22	—	pF

# Fan-Out



Fan-out specifies the number of standard loads that can be connected to the output of a logic gate without degrading its normal operation.  
( standard load = input to a gate of same family)




A CMOS gate has very high input impedance due to the gate insulating material. They consume a very small amount of current.


Typical 5V CMOS values

$I_{IL}$  - maximum current that flows into the input in the LOW state -1  $\mu$ A  
 $I_{IH}$  - maximum current that flows into the input in the HIGH state 1  $\mu$ A





When the driving gate output is **HIGH**, it acts as a source of current to the load gate. The driving gate must be able to source current  **$I_{IH}$** .



When the driving gate output is **LOW**, it sinks current from the load gate. The driving gate must be able to sink current  **$I_{IL}$** .

TI data sheets specify currents flowing out of a device as negative.

- When calculating the fan-out, both the ‘sourcing’ and ‘sinking’ cases must be considered.
- The fan-out is the minimum of these two cases.

$$\text{Fan-out} = \min ( I_{OH\max} / I_{IH} , I_{OL\max} / I_{IL} )$$

Typical fan-out for 5V CMOS :



# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:

Commercial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ; Military:  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Sym.	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH level	Guaranteed logic HIGH level		3.15	—	—	V
$V_{IL}$	Input LOW level	Guaranteed logic LOW level		—	—	1.35	V
$I_{IH}$	Input HIGH current	$V_{CC} = \text{Max.}$ , $V_I = V_{CC}$		—	—	1	$\mu\text{A}$
$I_{IL}$	Input LOW current	$V_{CC} = \text{Max.}$ , $V_I = 0\text{V}$		—	—	-1	$\mu\text{A}$
$V_{IK}$	Clamp diode voltage	$V_{CC} = \text{Min.}$ , $I_N = -18\text{mA}$		—	-0.7	-1.2	V
$I_{IOS}$	Short-circuit current	$V_{CC} = \text{Max.}$ , <sup>(3)</sup> $V_O = \text{GND}$		—	—	-35	mA
$V_{OH}$	Output HIGH voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IL}$	$I_{OH} = -20\mu\text{A}$	4.4	4.499	—	V
			$I_{OH} = -4\text{mA}$	3.84	4.3	—	V
$V_{OL}$	Output LOW voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IH}$	$I_{OL} = 20\mu\text{A}$	—	.001	0.1	V
			$I_{OL} = 4\text{mA}$	—	0.17	0.33	
$I_{CC}$	Quiescent power supply current	$V_{CC} = \text{Max.}$ , $V_{IN} = \text{GND}$ or $V_{CC}$ , $I_O = 0$		—	2	10	$\mu\text{A}$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE, $C_L = 50\text{pF}$

Sym.	Parameter <sup>(4)</sup>	Test Conditions		Min.	Typ.	Max.	Unit
$t_{PD}$	Propagation delay	A or B to Y		—	9	19	ns
$C_I$	Input capacitance	$V_{IN} = 0\text{V}$		—	3	10	pF
$C_{pd}$	Power dissipation capacitance per gate	No load		—	22	—	pF

- When calculating the fan-out, both the ‘sourcing’ and ‘sinking’ cases must be considered.
- The fan-out is the minimum of these two cases.

$$\text{Fan-out} = \min ( I_{OH\max} / I_{IH} , I_{OL\max} / I_{IL} )$$

Typical fan-out for 5V CMOS :  $20\mu\text{A} / 1\mu\text{A} = 20$


However, capacitive loading may be more of a problem as it limits the frequency of operation.

# Resistive Loads

- CMOS loads require very little current for a HIGH or LOW on their inputs (typically microamps).
- Resistive or ‘DC’ loads require significantly more current (typically milliamps).
- Manufacturers usually supply two sets of loading specifications for the two conditions.

# Inverter - Current Sourcing


Calculate  $V_{OH}$  and  $I_{OH}$  for a LOW input.



PMOS 'on'  $R_{DS} = 75\ \Omega$  , 'off'  $R_{DS} = 500,000\ \Omega$

NMOS 'on'  $R_{DS} = 25\ \Omega$  , 'off'  $R_{DS} = 500,000\ \Omega$

# Inverter - Current Sourcing



Calculate  $V_{OH}$  and  $I_{OH}$  for a LOW input.

Load impedance is  $500,000\ \Omega$   
in parallel with  $500\ \Omega \approx 500\ \Omega$

$$V_{OH} \approx 5 \times (500 / 575) \\ \approx 4.35V$$


$$I_{OH} \approx 5 / (75 + 500) \\ \approx 8.7mA$$

PMOS 'on'  $R_{DS} = 75\ \Omega$  , 'off'  $R_{DS} = 500,000\ \Omega$

NMOS 'on'  $R_{DS} = 25\ \Omega$  , 'off'  $R_{DS} = 500,000\ \Omega$

# Inverter - Current Sinking

Calculate  $V_{OL}$  and  $I_{OL}$  for a HIGH input.




PMOS 'on'  $R_{DS} = 75\ \Omega$  , 'off'  $R_{DS} = 500,000\ \Omega$

NMOS 'on'  $R_{DS} = 25\ \Omega$  , 'off'  $R_{DS} = 500,000\ \Omega$

# Inverter - Current Sinking

Calculate  $V_{OH}$  and  $I_{OH}$  for a HIGH input.




$$V_{OL} \approx 5 \times (25 / 525) \\ \approx 0.24V$$

$$I_{OL} \approx 5 / (25 + 500) \\ \approx 9.5mA$$

PMOS 'on'  $R_{DS} = 75 \Omega$  , 'off'  $R_{DS} = 500,000 \Omega$

NMOS 'on'  $R_{DS} = 25 \Omega$  , 'off'  $R_{DS} = 500,000 \Omega$

# Driving LEDs – Current Sinking



Calculate the value of the LED current limiting resistor for the worst case current sinking configuration.

Calculate the power dissipated by the current limiting resistor.



# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:


Commercial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ; Military:  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Sym.	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH level	Guaranteed logic HIGH level		3.15	—	—	V
$V_{IL}$	Input LOW level	Guaranteed logic LOW level		—	—	1.35	V
$I_{IH}$	Input HIGH current	$V_{CC} = \text{Max.}$ , $V_I = V_{CC}$		—	—	1	$\mu\text{A}$
$I_{IL}$	Input LOW current	$V_{CC} = \text{Max.}$ , $V_I = 0\text{V}$		—	—	-1	$\mu\text{A}$
$V_{IK}$	Clamp diode voltage	$V_{CC} = \text{Min.}$ , $I_N = -18\text{mA}$		—	-0.7	-1.2	V
$I_{IOS}$	Short-circuit current	$V_{CC} = \text{Max.}$ , <sup>(3)</sup> $V_O = \text{GND}$		—	—	-35	mA
$V_{OH}$	Output HIGH voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IL}$	$I_{OH} = -20\mu\text{A}$	4.4	4.499	—	V
			$I_{OH} = -4\text{mA}$	3.84	4.3	—	V
$V_{OL}$	Output LOW voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IH}$	$I_{OL} = 20\mu\text{A}$	—	.001	0.1	V
			$I_{OL} = 4\text{mA}$	—	0.17	0.33	V
$I_{CC}$	Quiescent power supply current	$V_{CC} = \text{Max.}$ , $V_{IN} = \text{GND}$ or $V_{CC}$ , $I_O = 0$		—	2	10	$\mu\text{A}$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE, $C_L = 50\text{pF}$

Sym.	Parameter <sup>(4)</sup>	Test Conditions		Min.	Typ.	Max.	Unit
$t_{PD}$	Propagation delay	A or B to Y		—	9	19	ns
$C_I$	Input capacitance	$V_{IN} = 0\text{V}$		—	3	10	pF
$C_{pd}$	Power dissipation capacitance per gate	No load		—	22	—	pF

# Driving LEDs – Current Sinking




Calculate the value of the LED current limiting resistor for the worst case current sinking configuration.

$$\begin{aligned} V_R &= 5.0 - V_{LED} - V_{OL} \\ &= 5.0 - 1.9 - 0.33 \\ &= 2.77V \end{aligned}$$

$$\begin{aligned} R &= V_R / I_{OL} \\ &= 2.77 / 0.004 = 693 \, \Omega \end{aligned}$$

$$\begin{aligned} P_R &= R \times I_{OL}^2 \\ &= 693 \times (0.004)^2 = 11.1mW \end{aligned}$$

# Driving LEDs – Current Sourcing



Calculate the value of the LED current limiting resistor for the worst case current sourcing configuration.

Calculate the power dissipated by the current limiting resistor.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:


Commercial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ; Military:  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Sym.	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH level	Guaranteed logic HIGH level	3.15	—	—	V
$V_{IL}$	Input LOW level	Guaranteed logic LOW level	—	—	1.35	V
$I_{IH}$	Input HIGH current	$V_{CC} = \text{Max.}$ , $V_I = V_{CC}$	—	—	1	$\mu\text{A}$
$I_{IL}$	Input LOW current	$V_{CC} = \text{Max.}$ , $V_I = 0\text{V}$	—	—	-1	$\mu\text{A}$
$V_{IK}$	Clamp diode voltage	$V_{CC} = \text{Min.}$ , $I_N = -18\text{mA}$	—	-0.7	-1.2	V
$I_{IOS}$	Short-circuit current	$V_{CC} = \text{Max.}$ , <sup>(3)</sup> $V_O = \text{GND}$	—	—	-35	mA
$V_{OH}$	Output HIGH voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IL}$	$I_{OH} = -20\mu\text{A}$	4.4	4.499	V
			$I_{OH} = -4\text{mA}$	3.84	4.3	V
$V_{OL}$	Output LOW voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IH}$	$I_{OL} = 20\mu\text{A}$	—	.001	V
			$I_{OL} = 4\text{mA}$	—	0.17	0.33
$I_{CC}$	Quiescent power supply current	$V_{CC} = \text{Max.}$ , $V_{IN} = \text{GND}$ or $V_{CC}$ , $I_O = 0$	—	2	10	$\mu\text{A}$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE, $C_L = 50\text{pF}$

Sym.	Parameter <sup>(4)</sup>	Test Conditions	Min.	Typ.	Max.	Unit
$t_{PD}$	Propagation delay	A or B to Y	—	9	19	ns
$C_I$	Input capacitance	$V_{IN} = 0\text{V}$	—	3	10	pF
$C_{pd}$	Power dissipation capacitance per gate	No load	—	22	—	pF

# Driving LEDs – Current Sourcing



Calculate the value of the LED current limiting resistor for the worst case current sourcing configuration.

$$\begin{aligned} V_R &= V_{OH} - V_{LED} \\ &= 3.84 - 1.9 \\ &= 1.94V \end{aligned}$$

$$\begin{aligned} R &= V_R / I_{OH} \\ &= 1.94 / 0.004 = 485 \Omega \end{aligned}$$


$$\begin{aligned} P_R &= R \times I_{OH}^2 \\ &= 485 \times (0.004)^2 = 7.8mW \end{aligned}$$

# Effects of Excessive Loading

- Output voltage levels may be violated
- Rise and fall times may increase
- Temperature of the device may increase

# Driving LEDs – Open Drain

A typical LED may require current in the range 10mA to 50mA which may be beyond the capability of a standard CMOS device.



If the driving gate does not have sufficient drive capability, it may be necessary to use an open drain device (see later).

# CMOS TTL Interfacing

There are some practical considerations when mixing technologies.

1. Are the logic levels compatible?
2. Can the output stage provide sufficient current to drive?

This information must be checked from the data sheets.

CMOS outputs can generally drive TTL devices.

TTL outputs cannot generally drive CMOS devices directly as voltage levels are violated. It is necessary to use CMOS devices with TTL compatible inputs designated by T (HCT, ACT etc). Alternatively, it may be possible to adjust the logic levels using a pull-up resistor at the input to the CMOS device.