



Q1 (a)



6

2 marks for each of p-channel & n-channel device

2 marks for connections



2

$V_{in} = 0$ NMOS OFF (zero gate bias)
 PMOS ON (-ve gate-source bias)
 until $V_{out} = V_{DD}$.

$V_{in} = +V_{DD}$ NMOS ON until V_{out} discharges
 to ground ($V_{out} = 0$)
 PMOS OFF

(b) gate capacitance $C_{ox}^* \propto \frac{1}{d_{ox}} \cdot L_g \cdot Z$
 gate capacitance/unit area $C_{ox} \propto \frac{1}{d_{ox}} L_g \cdot Z$ - length and width of gate
 Each dimension is reduced by K

$$\therefore C_{ox} \rightarrow \frac{K}{d_{ox}}$$

$\therefore C_{ox}$ increases by K

Q1 (b) cont.

Under velocity saturation conditions.

$$I_D \propto \frac{Z}{L_g} \cdot Q \cdot v_{sat}$$

 Z = gate width L_g = gate length Q = charge/unit area in channel v_{sat} = saturation velocity. v_{sat} unaffected by scaling

$$\therefore I_D \rightarrow \frac{Z}{K} \cdot \frac{1}{L_g} \cdot \frac{C_{ox} V \cdot K}{K}$$


 $\therefore I_D$ independent of scale factor K . 2
Hence switch delay $\propto L \propto \frac{1}{K}$ 1Power consumption $\propto I_D V \propto \frac{1}{K}$ 1Power-delay product $\propto \frac{1}{K^2}$ 1

$$\text{Power density} \propto \frac{I_D V}{L_g Z} \propto \frac{1}{K} \cdot K^2 \propto K$$

ie. power density increases under velocity saturation conditions leading to cooling problems as scaling down is applied. 2

If V is not scaled then power density will increase further, causing more problems. 2

Q3.



Depletion region moves towards the drain and breakdown determined by G-D spacing. 1

Assume field between G-D uniform (zero doping)

ie. $\int_0^d \alpha dx = \alpha d = 1$ at breakdown 1

$$\therefore \alpha = \frac{1}{d} = 10^6 \text{ m}^{-1} = 1 \times 10^{-30} \text{ E}^5$$

$$\therefore E^5 = 10^{36}$$


$$\therefore \text{Breakdown field } E = 10^{36/5} = 10^{7.2} = 1.58 \times 10^7 \text{ V/m} \quad 2$$

$$\therefore \text{Breakdown voltage } V_B = 1.58 \times 10^7 \times 1 \times 10^{-6} = 15.8 \text{ V} \quad 2$$

\therefore Device will operate below breakdown voltage.

As depletion region expands towards the gate the transit time will increase and hence f_T reduce. 2


Also R_D will increase at low voltages hence limiting the power due to limited voltage swing.



2

Q2 (cont)

(b) Equivalent circuit reduces to



input (gate) current $\hat{i}_g = \frac{\hat{v}_{gs}}{\underbrace{R_g + R_s}_{\text{small}} + \frac{1}{\omega C_g}}$

output (drain) current $\hat{i}_d = g_m' \hat{v}_{gs}$ $g_m' = \text{extrinsic } g_m$

current gain $\frac{\hat{i}_d}{\hat{i}_g} = \frac{g_m' \hat{v}_{gs}}{\hat{v}_{gs}} \left(R_s + \frac{1}{\omega C_g} \right)$

$= 1$ when $f = f_T = \frac{\omega_T}{2\pi}$

$\Rightarrow f_T = \frac{1}{2\pi C_g \left(\frac{1}{g_m'} - R_s \right)}$

$= \frac{1}{2\pi C_g \left(\frac{1 + g_m R_s}{g_m} - R_s \right)}$

$g_m' = \frac{g_m}{1 + g_m R_s}$

$= \frac{g_m}{2\pi C_g}$ ie. R_s has no effect on f_T


(c) $f_T = \frac{g_m}{2\pi C_g} = \frac{v_{sat}}{2\pi L_g} = \frac{1 \times 10^5}{2\pi \cdot 0.5 \times 10^{-6}}$

$= \underline{31.8 \text{ GHz}}$

Q3


(a)

MESFET.



As gate voltage is increased negatively, the channel is constricted and current from source to drain is controlled. Magnitude of drain current depends on doping concentration in the channel and mobility. 3

HEMT. As for MESFET but detail of gate region as follows.



conduction band diagram

Metal

two dimensional channel

Channel below E_F fills - as reverse bias applied channel region lifted progressively above E_F

4

Q3(a)(i)

Main HEMT advantage - because free electrons are separated from donor atoms, ionized impurity scattering is minimised hence g_m and transit time improved.

As the channel thickness increases it becomes more and more difficult to control the channel with gate voltage i.e. $\frac{1}{d}$ poor control here.


3

(b)

$$T = 77 \text{ K} \quad \mu = 0.3 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$$

$$\therefore \mu = C T^{3/2}$$

$$\therefore C = \frac{0.3}{77^{3/2}} = 4.4 \times 10^{-4}$$



$$\mu(10) = 4.4 \times 10^{-4} \times 10^{3/2} = 0.014 \quad \text{i.e.} \quad \frac{\mu(10)}{\mu(77)} = \frac{1}{21.4}$$

i.e. factor of ~ 21 improvement in g_m for same n_s sheet concentration.


$$(c) \quad E = \frac{V}{L}, \quad v = \mu E = \frac{\mu V}{L}, \quad \tau = \frac{L}{v} = \frac{L^2}{\mu V}, \quad 2$$

$$\text{HEMT } f_T = \frac{\mu V}{2\pi L^2} = \frac{0.3 \times 1}{2\pi \times 0.25 \times 10^{-12}} = \underline{\underline{191 \text{ GHz}}} \quad 2$$

$$\text{MESFET } f_T = \frac{190}{21.4} = \underline{\underline{8.9 \text{ GHz}}} \quad 2$$

$E = \frac{V}{L} = \frac{1}{0.5 \times 10^{-6}} = 2 \times 10^6 \text{ V/m}$ i.e. electrons will reach velocity saturation at these fields i.e. $v_{\text{sat}} \ll \mu E$.

- Q4 (a) $r_{bb'}$ is the base access resistance and can be greatly reduced by increasing the base doping level. This is possible in the HBT since the heterojunction BE ensures good injection efficiency regardless of relative doping levels in the base and emitter. Hence can get good gain and high frequency (thin base & high doping)




C_{be} represents the diffusion and depletion capacitance of the BE junction. Reduce depletion capacitance by reducing emitter doping and reduce diffusion capacitance by reducing width of base, W_B (less charge in base). Former would compromise injection efficiency in Si bipolar, latter would increase $r_{bb'}$ to unacceptable levels. Reduced C_{be} improves operating frequency.

r_o (out put resistance) is increased due to reduced Early effect due to increased base doping in HBT.

- (b) electron current $I_e \propto n_E \exp \frac{\phi_{Be}}{kT}$
hole current $I_h \propto p_B \exp \frac{\phi_{Bh}}{kT}$

ϕ_{Be}, ϕ_{Bh} barrier for electrons, holes.

$$\begin{aligned} \frac{I_e}{I_h} &\approx \frac{n_E \exp \frac{-\phi_{Be}}{kT}}{p_B \exp \frac{-\phi_{Bh}}{kT}} \\ &= \frac{n_E}{p_B} \exp \frac{\phi_{Bh} - \phi_{Be}}{kT} \end{aligned}$$



Q4 cont.

$$\frac{I_e}{I_h} \approx \frac{n_E}{p_B} \exp \frac{E_{g1} - E_{g2}}{kT}$$

from diagram

$$\phi_{BE} \approx E_{g2}$$

$$\phi_{BH} \approx E_{g1}$$

$$= \frac{n_E}{p_B} \exp \frac{0.47}{0.026}$$

$$= \frac{n_E}{p_B} 7.1 \times 10^7$$


2

ie. Injection ratio increase by 7.1×10^7 when an HBT structure (GaAs/AlGaAs) is used.

Since injection efficiency for an HBT ≈ 1 and since the electron lifetime in the base is small ($\propto \frac{1}{p_B}$), base recombination is likely to limit the gain. 2

(c) Since current travels perpendicular to the contacts in bipolar as opposed to parallel to the surface in FETs, larger area is available to the former and hence power handling for a given device size is likely to be better for bipolars.

ie. bipolar



vertical current flow.

FET



lateral current flow

3

Frequency of FET determined by gate length L , which is defined by lithography - difficult.

Bipolar is determined by base and collector thickness which is defined during crystal growth - much easier. Hence on this argument bipolars are easier to make. 3