


EEE225 Solutions (NJP) Digital Part

1.




To write to the cell, *bitline* is set to the required data value and $\overline{\text{bitline}}$ is set to the complement. The controller then sets wordline = 1 which turns on transistors T1 and T2. The data values then appear in the inverter loop overwriting any previous value. (2)

To read from the cell, *bitline* and $\overline{\text{bitline}}$ are both precharged to 1. Wordline is then set to 1. One of the enabled transistors will have a 0 at one end which will cause the corresponding precharged 1 to drop to a slightly lower voltage than a normal 1. Both of the bitlines are connected to a sense amplifier which can detect this variation and hence the data value. (3)


2.



Both transistors are ON or OFF simultaneously. The nmos switch passes a good zero but a poor 1. The pmos switch passes a good one but a poor 0. A bilateral switch is formed which passes a good 0 and good 1 in both directions. (3)



3.




TTL – the first structural block implements the required logic. The second block is a phase splitter which is required to drive the final block which is a totem-pole output stage. In contrast, a CMOS logic gate consists of a pmos pull-up network to the positive supply rail and an nmos pull down network to ground. (2)

In the case of TTL the gate logic consists of a multi-emitter transistor and the number of emitter connections would be increased. In the case of CMOS, an additional transistor in both the pull-up and pull-down network would be required for each extra input. (3)

Q4

a) LF GAIN = $-K = -\frac{R_3}{R_1}$ (1)

HF GAIN = $-\frac{\left(\frac{R_3 \cdot R_2}{R_3 + R_2}\right)}{R_1}$ (1)




THESE DIAGRAMS ARE GIVEN IN THE LECTURE NOTES
SO COULD BE "LEARNED" BUT BEING ABLE TO THINK THEM OUT
IS BETTER.

(8 IN TOTAL)

ERR 225 2014/15

Q5

a)

(1) For V_{ns} .(1) $\sim V_n$ (1) $\sim i_n$ (1) \sim THE AMPLIFIER.

$$\begin{aligned}
 \overline{V_{on}^2} &= K^2 \left(\overline{V_{ns}^2} + \overline{V_n^2} + \overline{i_n^2} R_s^2 \right) \quad (1) \\
 &= 50^2 \left(4kTR_s + 1.6 \times 10^{-17} + 1 \times 10^{-28} \cdot 360 \times 10^3 \right) \\
 &= 2500 \left(9.875 \times 10^{-18} + 1.6 \times 10^{-17} + 3.6 \times 10^{-23} \right) \quad (1) \\
 &= 6.4688 \times 10^{-14} \text{ V}^2/\text{Hz} \\
 &\text{OR } 254 \text{ nV}/\sqrt{\text{Hz}}. \quad (1)
 \end{aligned}$$

- IT'S OK TO IGNORE THE $\overline{i_n^2} R_s^2$ TERM.
 Full MARKS STILL AVAILABLE.

Q6

- a) FIRST ORDER AMPLIFIER HAS SMALL SIGNAL BANDWIDTH
 $= \text{GBP} \div \text{GAIN} \leftarrow (\text{CLOSED LOOP GAIN.})$

AND RISE TIME:


$$t_R = 2.2 \tau$$

WHERE $\tau = \frac{1}{\omega_0}$: ω_0 IS THE SMALL SIGNAL BANDWIDTH.


(1) FOR FREQUENCY DOMAIN.

(1) ? TIME "


- b) A STANDARD OPAMP HAS 3 STAGES AND EACH STAGE PROVIDES 1 POLE. (1)



- BY MOVING THE LOWEST OR 'DOMINANT' POLE, ω_0 , DOWN IN FREQUENCY UNTIL $A_V = 1$ @ ω_1 , THE CLOSED LOOP RESPONSE CAN BE MADE FIRST ORDER. (1)



- THIS IS CALLED "UNITY GAIN COMPENSATION". IT YIELDS THE RESPONSE CHARACTERISTICS IN CLOSED LOOP GIVEN IN G9. (1)



(6 IN TOTAL)

THIS IS A STANDARD ANSWER THAT CAN BE MEMORISED.

EEE 225 May 2015

Q 1a

Charge neutrality condition

$$n + N_a = p + N_d$$

also $n p = n_i^2 = p_i^2$

$$n + N_a = \frac{n_i^2}{n} + N_d$$

$$n^2 - (N_d - N_a)n - n_i^2 = 0$$

$$n = \frac{N_d - N_a}{2} + \frac{N_d - N_a}{2} \left[1 + \left\{ \frac{2n_i^2}{(N_d - N_a)} \right\} \right]^{1/2} \quad (3)$$

i) For n-type extrinsic, $N_d - N_a \gg n_i$

$$\therefore n = N_d - N_a \approx N_d$$

$$p = \frac{n_i^2}{N_d} \quad (2)$$

ii) For compensated near intrinsic

$$n_i \gg |N_d - N_a|$$

so

$$n = \frac{N_d - N_a}{2} + \frac{N_d - N_a}{2} \left[\frac{2n_i}{N_d - N_a} \right] \approx n_i$$

$$p = \frac{n_i^2}{n} \approx p_i = n_i \quad (3)$$

Q 2


Under biasing condition, the p-n junction is forward biased, so




(2)

cont.

Q2




(3)



(3)

Q3


(i) Rectifying junction $\phi_m > \phi_s$ n-type



(3)

cont

Q2(ii) ohmic



(3)

For rectifying junction, under forward bias, majority electrons flow from semiconductor to metal.

Under reverse bias, minority electrons from metal can thermionically get across the barrier ϕ_B into the semiconductor

(2)


10.

Apply $V_{out} = -\frac{V_S}{2^{n-1}}$ to all inputs that are HIGH, then sum the results.

$$V_{out}(D_0) = -\frac{3.3V}{2^{4-0}} = -0.206 \text{ V} \quad V_{out}(D_1) = -\frac{3.3V}{2^{4-1}} = -0.413 \text{ V}$$

$$V_{out}(D_3) = -\frac{3.3V}{2^{4-3}} = -1.65 \text{ V} \quad \text{Applying superposition, } V_{out} = -2.269 \text{ V}$$

(8)




Inverter

A	T1	T2	Y
L	on	off	H
H	off	on	L

Inverter truth table

(4)



(4)

pmos is on with a resistance of 75Ω

nmos is off with a resistance of $500,000 \Omega$

Load impedance is $500,000 \Omega$ in parallel with $500 \Omega \approx 500 \Omega$

$$V_{out} \approx 3.3 \times (500 / 575)$$

$$\approx 2.87V$$

$$I \approx 3.3 / (75 + 500)$$

$$\approx 5.7mA$$

(4)

Q11 a

i) T_1 & T_2 - ARE A DIFFERENTIAL AMPLIFIER. (1)
 OR ANYTHING ELSE - THEY SUBTRACT V^+ & V^- TO GIVE AN ERROR
 THAT IS TRUE AND PERTINENT. CURRENT THAT FLOWS IN THE COLLECTOR OF T_1 & T_2 (1)

T_3 & T_4 - AREA CURRENT MIRROR (1)

(1) FOR
FURTHER
 OR ANYTHING
 ELSE THAT IS
 TRUE AND PERTINENT.

- T_4 REFLECTS THE ERROR CURRENT IN T_2 'S COLLECTOR TO T_3 'S COLLECTOR AND IS IN ANTI PHASE WITH THE ERROR CURRENT IN T_1 'S COLLECTOR EFFECTIVELY DOUBLING THE DIFFERENTIAL AMPLIFIER GAIN.
- T_4 & T_3 REDUCE THE LOAD OF T_5 ON T_1 'S COLLECTOR EFFECTIVELY BALANCING THE DIFFERENTIAL AMPLIFIER AND REDUCING OUTPUT OFFSET.

T_5 & T_6 - DAMINGTON. (1)


(1) FOR ANY
 OF THESE OR
 ANYTHING ELSE
 PERTINENT.

- T_5 PROVIDES THE BASE CURRENT SUPPLIED BY T_1 'S COLLECTOR MINIMISING ~~IN~~ LOAD ON THE DIFFERENTIAL AMPLIFIER.
- T_5 & T_6 ARE THE "VOLTAGE AMPLIFIER" STAGE.
- T_5 & T_6 PROVIDE A VERY LARGE VOLTAGE GAIN WHICH PROVIDES MOST OF A_V
- T_5 , T_6 & C SET ω_0 AND AFFECT THE COMPENSATION OF THE AMPLIFIER.

(6 IN TOTAL)

Q. 11 a

ii)



(1) - For A Reasonable S.S. Diagram THAT WOULD BE USEFUL IN A WELL CONSTRUCTED SOLUTION.

- Assume the input resistance of T_6 is R in the diagram above.

- Sum I at the emitter:

$$i_e = i_b + \beta i_b$$

$$\frac{v_e}{R} = \frac{v_{be}}{r_{be}} + g_m v_{be}$$

(1) For Sum I at E.

- Sum V Round the input loop.

$$v_b = v_{be} + v_e$$

(1) For Sum V Round I/p Loop.

$$\frac{v_{be}}{r_{be}} + g_m v_{be} = \frac{v_b - v_{be}}{R}$$

$$v_{be} + \left(\frac{1}{r_{be}} + g_m + \frac{1}{R} \right) v_e = \frac{v_b}{R}$$

$$i_b r_{be} \left(\frac{1}{r_{be}} + g_m + \frac{1}{R} \right) = \frac{v_b}{R}$$


$$r_i = \frac{v_b}{i_b} = \left(1 + g_m r_{be} + \frac{r_{be}}{R} \right) R$$

$$= R + g_m r_{be} R + r_{be}$$

(1) For Getting To This Result

FRE 225

Q11 G.i



GAIN BANDWIDTH PRODUCT = CONSTANT (1)

$$GBP = 120 \times 10^3 \times 50 = 6 \text{ MHz} \quad (1)$$

$$\begin{aligned} -3\text{dB Below } 100 \text{ V/V} &= 100 \cdot 10^{(-3/20)} \\ &= 70.7946 \text{ V/V.} \quad (1) \end{aligned}$$

$$f_{-3\text{dB}} = \frac{GBP}{A_{(-3\text{dB})}} = \frac{6 \times 10^6}{70.7946} = 84.75 \text{ kHz} \quad (1)$$

SOLUTIONS ALONG THE LINES OF $100 \text{ V/V} \times 120 \text{ kHz}$
CAN SCORE A MAXIMUM OF (2) MARKS.

EEB 225

2014/15

Q. 3

$$GBP = 100 \text{ KHz}$$

$$\frac{V_o}{V_i} = K \cdot \frac{1}{1 + j\frac{\omega}{\omega_0}} = 100 \cdot \frac{1}{1 + j\left(\frac{f}{\left(\frac{100 \text{ KHz}}{100}\right)}\right)} \quad \text{GBP}$$

$$\text{At } 75 \text{ KHz, } |gain| = \left(\frac{V_o}{V_i}\right) = \frac{100}{\left(1 + \left(\frac{75}{1}\right)^2\right)^{1/2}} = 1.3332 \text{ V/V}$$

$$\text{OR } \underline{2.498 \text{ dBV}} \quad (1)$$

$$\text{PHASE SHIFT} = \angle \left[\frac{V_o}{V_i}\right] = -\tan^{-1}\left(\frac{f}{f_0}\right) = -\tan^{-1}\left(\frac{75}{1}\right) = -89.236^\circ$$

$$\text{OR } -1.557^\circ \quad (1)$$

$$\text{iii) } 3V_{rms} = 3\sqrt{2} V_{pk} = 4.2426 \text{ V} \quad (1)$$

$$\text{MAX RATE OF CHANGE OF SINUSOID } V(t) = V_p \sin(\omega t)$$

$$\frac{dV(t)}{dt} = V_p \omega \cos(\omega t). \text{ THIS IS MAX WHEN}$$


$$\cos(\omega t) = 1 \quad \therefore \text{MAX } \frac{dV}{dt} = V_p \omega \quad (1)$$

EQUATE MAX $\frac{dV}{dt}$ WITH SLEW RATE...

$$f_{max} = \frac{S.R.}{2\pi V_p} = \frac{0.05 \times 10^6}{2\pi \cdot 4.2426} = \underline{1.876 \text{ KHz}} \quad (1)$$

(4)

Q2



$$\phi_{M1} = 4 \text{ eV}$$

$$\phi_{M2} = 1 \text{ eV}$$


$$\text{n-type semiconductor } \phi_s = 3 \text{ eV}$$

M1/semiconductor = Schottky contact (2)

M2/semiconductor = ohmic contact

When a large current of 500 mA flows, the M1/s.c. junction is forward biased.

Equivalent circuit:



(2)

$$I = I_0 \left\{ \exp \left[\frac{e(1.5 - 0.5 \times 2)}{kT} \right] - 1 \right\}$$

$$0.5 \text{ A} = I_0 \times 2.25 \times 10^8$$

(4)

$$I_0 = 2.22 \times 10^{-9} \text{ A}$$

When bias voltage is reversed, the M1/s.c. junction is reverse biased and only the small leakage current I_0 flows. (2)

Q26

$$I_d = \frac{\mu_e C_g}{l^2} \left[V_{gs} - V_T - \frac{V_{ds}}{2} \right] V_{ds} \text{ in unsaturated region}$$

When $V_{gs} - V_{ds} - V_T < 0$, or
 $V_{ds} > V_{gs} - V_T$, saturation of I_d occurs, I_{ds} (2)

$$\begin{aligned} I_{ds} &= \frac{\mu_e C_g}{l^2} \left[V_{gs} - V_T - \frac{(V_{gs} - V_T)}{2} \right] (V_{gs} - V_T) \\ &= \frac{\mu_e C_g}{2l^2} (V_{gs} - V_T)^2 \end{aligned} \quad (4)$$

Gate and Drain connected together, so
 $V_{gs} = V_{ds}$, $\frac{\mu_e C_g}{l^2} = 4 \times 10^{-4} \text{ A V}^{-2}$, $V_T = 2 \text{ V}$

$I_d = 0$ when $V_{ds} = 1 \text{ V}$ as $V_{ds} \text{ (or } V_{gs}) \leq V_T$
 and no channel can form (2)

When $V_{ds} = 3 \text{ V}$, $V_{gs} = 3 \text{ V}$

$$I_d = \frac{4 \times 10^{-4}}{2} (V_{gs} - 2)^2 = 2 \times 10^{-4} \text{ A} \quad (2)$$

When $V_{ds} = 4 \text{ V}$, $V_{gs} = 4 \text{ V}$

$$I_d = \frac{4 \times 10^{-4}}{2} (4 - 2)^2 = 8 \times 10^{-4} \text{ A} \quad (2)$$