EEE 6393 Examination 2010

Worked solutions (Q1 and Q2)

Gavin Williams

Question 2010GW1

1A

The incorporation of more than one integrated circuit (IC) inside a single package is now becoming commonplace. One production method for system in package (SiP) involves the vertical stacking of silicon wafers and the use of through-silicon vias (TSV) for vertical interconnections. Discuss the new technical challenges that have arisen as a result of the adoption of this technology and how they are being solved. (8)

1A ANSWER

Deep via etching: plasma (DRIE) or laser

Via isolation: thermal oxide (via first only), polymer

Seed layer deposition

3d photolithography

Via filling: copper, tungsten, poly-silicon

Wafer thinning: grinding, chemical-mechanical polishing, plasma clean.

Wafer handling: carrier wafer bonding/de-bonding.

Wafer bonding: thermo-compression, adhesive

Integration scheme: W2W, C2W, C2C

Interposer: silicon, glass (with possible embedded components/passives) for signal redistribution

Ball grid array for attach to substrate.

1B

The high pin count of a typical system in package (SiP) means that it is normally attached to the printed circuit board using a ball grid array (BGA). Describe how the array of solder balls is formed and how the BGA package it is attached to the substrate. (4)

1B ANSWER

Under bump metallization to prevent diffusion and brittle intermetallics formation.

Passivation

Solder mask

Screen print of solder paste

Reflow to form balls

Screen print of lower T_{melt} solder onto substrate

Pick and place of component

Reflow solder

Underfill for stress relief

1C

The yield for the fabrication of 200 identical flash memory ICs on a single wafer is 99% and the yield for interconnecting one wafer to another using TSV is 98%. What would be the yield for a vertical stack of 5 wafers? (4)

1C ANSWER

Final yield = $0.99^5 \times 0.98^4 = 0.877 = 88 \%$

1D

A miniature camera module consists of a CMOS image sensor IC mounted on top of a controller IC which is in turn mounted on a signal redistribution substrate. Interlayer connections between all layers are made with TSVs. The wafer level yield for the manufacture of the image sensor is very low (80 %) compared to the other manufacturing steps. Suggest ways in which the yield of the finished module could be kept high.

1D ANSWER

Dice camera chip module, then test, then only use known good die in assembly onto controller IC wafer (i.e. chip on wafer). Then dice populated controller IC wafer, then test again, then attach know good modules onto redistribution substrate.

Question 2010GW2

2A

A total of 5 W needs to be dissipated into a heat sink from a 20x20 mm quad flat pack (QFP) surface mount package containing a silicon integrated circuit. The junction-to-case thermal resistance of the package $R_{jc} = 8$ °C/W. What thermal resistance should the heat sink have in order to maintain the silicon at a safe working temperature? State the assumptions that you have made. (5)

2A ANSWER

Q = 5W

Assume: $T_{ambient} = 20 \, ^{\circ}\text{C}$, $T_{max} = 125 \, ^{\circ}\text{C}$, therefore $\Delta T = T_{max} - T_{ambient} = 105 \, ^{\circ}\text{C}$

 $\Delta T = QR_{total}$, therefore $R_{total} = \Delta T/Q = 105/5 = 21$ °C/W


 $R_{total} = R_{jc} + R_{heatsimk}$, therefore $R_{heatsink} = R_{total} - R_{jc} = 21 - 8 = 13$ °C/W

Note: Assume R_{heatsink} includes interface resistance.

2B

A revision to the IC is packaged in the same QFP described above, however it must be operated at 110 °C or below, inside an enclose with an air temperature of 40 °C. It is decided that a finned heat sink plus a fan need to be mounted on top of the IC in order to ensure safe operation. Using the graph below, determine the minimum volume flow rate (m³/hour) that the fan must deliver. (5)

2B ANSWER



Q = 5 W

 $\Delta T = 110-40 - 70 \, ^{\circ}C$

 $R_{total} = \Delta T/Q = 70/5 = 14 \, ^{\circ}C/W$

Therefore $R_{heatsink} = R_{total} - R_{jc} = 14-8 = 6 \text{ °C/W}$ Therefore, from graph: v = 330 m/s

Assume area of fan = area chip = $2 \times 2 \text{ cm} = 4 \text{ cm}^2 = 4 \times 10^{-4} \text{ m}^2$ Therefore volume/s = $330 \times 4 \times 10^{-4} = 0.132 \text{ m}^3/\text{s}$

Volume/hour = volume/s x 60 x 60 = 475 m^3/h

2C

Why would it not be a good idea to use solder to attach the heatsink?

(2)

2C ANSWER

Solder reflow temperature may exceed T_{max} .

Large TCE mismatch would result in stresses which would result in bowing or cracking of substrate.

2D

The QFP package contains a microprocessor that needs to be connected to a separate co-processor with a high speed 64-bit bus. Discuss the possible arrangement of a multilayer glass fibre/epoxy printed circuit board (PCB) that would allow this.

(5)

2D ANSWER

Controlled impedance tracks, preferably stripline - i.e. tracks enclosed by ground plane.

Rounded corners

Minimise track lengths

Maximise track separation
Separate power plane

2E

What new technology is proposed to further increase inter-chip communication speed on PCBs? (3)

2E ANSWER

Opto-electronic circuit board with wave guides embedded in PCB and laser diodes/photodetectors for transmit and receive.

Worked Solutions EEE6393 Q3 kQ4. 2010
Mark Hopkinson

a) System on a Chip (SOC)

Integrit on onto a single die (Single piere of Si)

All (or most) of the components of an elactrici system

-such as digetal, analogue, lowfrey, high freq

with possible RAM (though normally off drip) - Much

System in a padrage (Sip)

consists of a number of ICS (prieces of Si) enclosed in a single paduige which then performs the majority of openhans of the system (sinular to the above)

Planar IC'S bonded to a substrate or (more recently studied ICS with cornain insulators and interconnected by Plip-chip.

Soc gives the highest density (smallest prediage).

and provides low parastics for high speed (low noise

IC's can be fully approached without the constraint,

of external interconnects.

Configuration is very compulible with embedding

+ studing approaches (good compatibility with Sif.

Brables specialized devices beneathing from the Sit

However So C can be difficult to imperient in the fab - heed for diverse technologies and curchitectures. (eg: could be CMOSI Bipolar) - performance can be compromised.

particularly difficult to integrate hightower circuitry and high frequency (RF)

Noise isolution between elements of the Soc combe a major publism.

Above all, designing and implementing a full Sol layout is expensive in terms of debelopment costs.

- SiP Shorter development times / lower cost
 - Better integration of disease technolyies (less compromises)
 - Better isolation between fuction -.
 - Fleshility in the choice of Ic die indude tuling from existing design.
 - aerall much lower tooling cost trisk.

But not the ultimate in minutionhor or without the ultimate capabilities of the Soc approach if designed well.

Imarh.

Terminals = K Butes

K= 0.25 p= 0.5

T = 306.

DIL - 2 sides

306

QFP 4 sids 306

=153

76.5.

ر ار

minimum = chip sizo. = lomm.

 $\frac{10\times10^{-3}}{157} = 65$

10x10-3 76.5 = 130

min band pud dinension of IWpun rule of the DP approach.

a). Edge emilting laser (Telecomo).

Normally In bonded to an alumina tile which is then bunded to a TE cooler (Peltier). A then It remistrance termometer is also bunded to the tile, as is usually a photodiocle Normally packaged in either metal (Gold plated Bruss) DIP or metal (an with which has a ferrule for the insertion of the fibre

in DIP (Bullerfly) TE Cooler Fiber (in femile Pt resistance deven. wire bonds VCSEL VISEL is surface empling - The device does not need to be deared and mounted edge on VCSEL Array - compatible with wire bonding or ey: 4x4 Plip chip integral an onti 0000 the Si substrate Via - substrute etchea Veste active Polymer. Connector - usually plushic fiber bundle Si die

(e)

1x1 mm dip - dissipating 850mm

R=In 12/2TKL - assuming
rudial
spreading

L=30

R1=0:5 R2=12.5

2TK(= 0.377

P= 850mW BT = QR = 7:2°C

T=20°C+72°C=272°C

use a pethier cooler with temperature feedback.

d)
$$R_1 = \frac{lo \exp(-\frac{EA}{kT_2})}{lo \exp(-\frac{EA}{kT_2})} = 10$$
 Tentimes fusher.

Thermally achirated process.

$$K = 13 \text{ f} \times 10^{-23} \text{ e} = 1.6 \times 10^{-19}$$

 $E_{\alpha} = 0.2 \text{ eV}$ $E_{g/k} = 2321 \text{ (after convenion of eV $\rightarrow \text{ J}$)}$

$$T_1 = 20^{\circ} \text{C}, 2934$$
 $\exp(-7.9) = 3.71 \times 10^{-4}$

$$10\times3.71\times10^{-4} = \exp\left(-\frac{2321}{T_2}\right)$$

$$1\mu(3.71\times10^{-4}) = -2321$$

$$T_2 = -\frac{2321}{L\mu(3.71\times10^{-4})}$$

a) Wire bonding.

Attach ultre this wire (Au, Cu, AI), bypically 20-50pm diameter by thermocompression or ultrusonic means.

(Ball or wedge shaped tool)

- Advantages

Simple, tow cost tooking, easy to inspect + terr (ey: wine pull will confirm good contact) Generally preferred for low volume, one-off puduchan or prototyping

- Disudrantiges

Sequential - each bond requires alignment and time to achieve band. -> S(on)

Dickielt to apply to dense bond pads or to how pachages

Possble mechanical, Hernal, oxidahi damage - built in sherses.

Possible damage - delaniration, extrusion of bord pads.

TAB - Copper (possibly gold plated) Poil on polymer Film Etched to produce the required pathern to match with board pads

All bond pads made at once - using lunge thermocompaising tool.

Advantages - All bonds made at once - finder, deaper - Small bond pads can be accessed (higher denity) compared to wire bonding (higher denity) less variations in bond geometry.

Stronger and more uniform bond than wine Better parisities than wire bond - high frequencies than wire bond - high frequencies.

Disadvatages.

IC specific - Each die needs its own type - law flexibilite Tooling cost - Tape + Equipment Redundant - if significant layout changes on made. Flip - chip

Solder bump i fubricated onto the on-dip bond pads.

Chip is flipped over and the solder allowed to reflate to make the interconnection

- Advantages

Compatible with 2D bond pad geometry
-no longer restricted to bonding at or near the
periphery of the die.

lead length very short - down to microns due to small solder bump.

Both the above are very important in reducing LCR para sities - suitable for high frey circuit

- Mechanically orble and relatively stress

- Disadvantiges

- Additional processing steps to form Solder bump

- Die Speairi

- Susceptible to metallugical reaching between solder and band pads-reliability

- Alignment tools- tooling expensive.

- Vilti 1+ 1 " " " + 1-0

$$M = M_0 \left\{ \frac{1}{2\pi} \left\{ \frac{1}{4} + \sqrt{1 + \left(\frac{1}{4} \right)^2} - \sqrt{1 + \left(\frac{1}{4} \right)^2} + \frac{1}{4} \right\} \right\}$$

$$[- - -] = 57 (5.02)$$

$$\frac{\mu_0}{2\pi} = 2.00 \times 10^{-7}$$
 (= 0.0018. $\frac{\mu_0}{2\pi} = 1 \times 10^{-9}$

$$+1.2+3.5 = 9.77nH.$$

$$\gamma = 9.70 = 17.76 \times 10^{-9} = 17.76 \times 10^{-9}$$

Povy

Al. | Repovy = 100×10⁻⁶

Repovy = 10×10⁻⁶

$$1.4 \times 10^{-4}$$
 1.4×10^{-4}
 $1.$

$$RAL = \frac{10\times10^{-7}}{2.16\times1\times10^{-4}} = 0.46^{-6}$$

$$\frac{102}{30 \times 1 \times 10^{-5}} = 0.33$$

ic) (cout)

From dip to Al heat sinh epoxy - Al 02 - epoxy - Al p = 0.71 + 0.33 + 0.71 + 0.462 p = 2.21 c/W

 $D7 = QR = 18 \times 2.21 = 39.8^{\circ}C$ Chip temp = 650cf 39.8°C = 2850c

Av fulure A B C

A- Infunt mortulity -- devices full due to stresses (manufuchning defects)

B - Midlifel Steady Stut Low and generally construct fulure rute

- final or (wear out) phase

4e, 4 principles

- 1) Power in Needs power, probably at TTC voltages
 probably minimal power dissipation
 Needs high integrately of power
 common in
- 2) Signal in Signal in is a deflection of a montorane due to g.

 Signal out Digital logic.
- Temperature

 Minimal pawer dissipatii
 can use plastic package for low cost.

 In a reasonable temperature environment

 (-20°c -> 40°C), Needs some

 con sidenthia of sheets, but nothing

 special
- (4) Environant

 Membruse needs protechic

 Majorissue himichty needs

 Nemetric package

 Mousture will rastrict remionine

 movement

 -needs mechanical protection

An overmoulded pastic capped package with herehic seal or porous non-toruse should be sufficient - Package cap should have sufficient

(danage, vibinhin)