



EEE225 - SECTION A - solutions


- 1 a (i) Open-drain refers to an output structure where the p-channel pull-up transistor is omitted and the drain terminal of the output transistor is left unconnected. It must be connected to  $V_{dd}$  by a load such as a resistor



- (ii) The outputs of several open-drain gates can be tied together with a single resistor to pull-up to  $V_{dd}$ . This results in a wired-logic function, in this case an AND configuration




- (iii) In addition to output levels of HIGH and LOW, a three state output has a third high-impedance state chosen by an enable input. When in this third state, the output is effectively disconnected.



N3P

## EEE 225 - SECTION A - solutions

P2



A	B	C	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	Y
0	0	0	ON	ON	ON	OFF	OFF	OFF	1
0	0	1	ON	ON	OFF	OFF	OFF	ON	1
0	1	0	ON	OFF	ON	OFF	ON	OFF	1
0	1	1	ON	OFF	OFF	OFF	ON	ON	1
1	0	0	OFF	ON	ON	ON	OFF	OFF	1
1	0	1	OFF	ON	OFF	ON	OFF	ON	1
1	1	0	OFF	OFF	ON	ON	ON	OFF	1
1	1	1	OFF	OFF	OFF	ON	ON	ON	0

THREE INPUT NAND FUNCTION

1c The S indicates that Schottky diodes have been used. This gives faster switching times by preventing the transistors from going into saturation. This decreases the time for a transistor to turn on or off.

NJP

EEE225 Solutions - Section A

P3

2. a. Microprocessor - generally just the CPU for a PC or laptop. RAM/Rom supplied externally. A microcontroller has RAM/Rom, timers and other peripheral functions built in.

A microprocessor is used in general purpose applications to execute user programs.

A microcontroller is used for a specific purpose and hence needs smaller RAM/Rom resources.

A microcontroller has pins dedicated to serial I/O, analog I/O, waveform generation to allow a minimal solution. A microprocessor would require extra chips for this functionality

(6)

- b. DATA → stores the incoming data  
COUNT → stores the number of 1's counted.

Start → signal to load the input into DATA


Done → signal to indicate no more 1's to count and output the result

(2)

NSP


P4

2b. cont.



2c (i) A modulo-3 counter could be used to divide the frequency.

②




(ii) You must ensure that the divided down clock is connected to the FPGA's dedicated clock distribution network. If it is not, it will use routing resources that may result in large clock skew and hence incorrect operation.

④

NOT

Solution guide to Q3 + Q4


- Q3 (a) (i) The first things to do here are
- label the currents in the circuit
  - recognise that  $I_M = I_{C2} = I_{C1}$  (because the transistors are identical).



Then sum currents at the collector node of  $T_1$  to give:  $I_Z = I_{C1} + 2I_B$ .

$I_B$  can be expressed in terms of  $I_{C1}$  (or  $I_M$ ) using  $h_{FE}$  so the problem is then solved by algebraic rearrangement.

- (ii) This circuit could equally well be drawn with an n-p-n differential pair and p-n-p current mirror at  $+V_{CC}$ .



- (iii) - Helps to improve the current balance between the two halves of the differential pair
- Makes use of the modulated collector current of the right hand differential pair transistor.
  - Increases stage gain because of high impedance at the output node.
  - Transistors are space efficient in ICs.

Solution guide to Q3 & Q4

$$Q3(b)(i) \quad BW(Hz) = \frac{GBP(Hz)}{\text{gain}} \quad [ANS = 250 kHz]$$

(ii) System is a first order system described by  $\frac{V_o}{V_i} = \frac{K}{1 + jf/f_0}$

where  $K = \text{dc gain} = 64$

$f_0 = -3dB f = \text{corner } f$   
 $= 250 kHz.$

$f = 400 kHz$ , the frequency of interest.

So problem boils down to finding magnitude and phase of

$$\frac{64}{1 + j \frac{400}{250}} \quad [ANS = 33.9 \text{ and } -58^\circ]$$

(iii) For elements in series, gains multiply  
 $[ANS = 8]$

(iv) The  $-3dB$  frequency of the cascade is the  $-1.5dB$  frequency of each amplifier.

$$\frac{8}{1 + j \frac{f}{2 \times 10^6}} = 8 \times \frac{1}{1 + j \frac{f}{2 \times 10^6}}$$

[note that  $-3dB f$  of each amplifier in cascade is now different because gain is different from b(i).]

Need to find the  $f$  at which

$$\left| \frac{1}{1 + j \frac{f}{2 \times 10^6}} \right| = 10^{-1.5/20}$$

Solution guide to Q3 + Q4

$$\text{or } \left| \frac{1}{1 + j \frac{f}{2 \times 10^6}} \right|^2 = \frac{1}{1 + \left( \frac{f}{2 \times 10^6} \right)^2} = 10^{-3/20}.$$

$$[ANS = 1.29 \text{ MHz}]$$

Q4 (a) (i)

h.f. gain,  $X_c \rightarrow 0$

$$\frac{v_o}{v_i} = \frac{R_2 + R_1}{R_1}$$

l.f. gain,  $X_c \rightarrow \infty$

$$\frac{v_o}{v_i} = 1$$

$$(ii) \quad \frac{v_o}{v_i} = \frac{Z_2 + Z_1}{Z_1} = \frac{R_2 + R_1 + \frac{1}{j\omega C}}{R_1 + \frac{1}{j\omega C}}$$

$$= \frac{1 + j\omega C(R_1 + R_2)}{1 + j\omega C R_1}$$

Then put  $\omega_1 = \frac{1}{C(R_1 + R_2)}$ ,  $\omega_0 = \frac{1}{C R_1}$ .  
etc.

(iii)  $R_1 = 1 \text{ k}\Omega$ .


It is  $\omega_0$  that gives rise to the lower 3dB frequency...

$$\text{So } C \text{ given by } 16 = \frac{1}{2\pi \cdot C \cdot 1 \text{ k}\Omega}$$


$$[ANS = 9.95 \mu\text{F}]$$

$$\text{h.f. gain} = 21 = \frac{R_1 + R_2}{R_1}$$

$$[ANS = 20 \text{ k}\Omega]$$




Solution guide to Q3 + Q4.



Q4 (b) (i)

$F = \frac{\text{noise output from real amp.}}{\text{noise output from ideal amp.}}$

$F$  is a power ratio so mean squared values must be used.



$$F = \frac{200^2 [\overline{v_n^2} + \overline{i_n^2} R_s^2 + 4kTR_s]}{200^2 \cdot 4kTR_s}$$

$$[ANS = 2.77.]$$

(ii)  $\frac{S}{N}$  is a power ratio.

mean squared output signal,  $\overline{v_{os}^2}$ , given by

$$\overline{v_{os}^2} = 200^2 (20 \mu V)^2$$

mean squared total output noise,  $\overline{v_{ont}^2}$ , given by

$$\overline{v_{ont}^2} = 200^2 [\overline{v_n^2} + \overline{i_n^2} R_s^2 + 4kTR_s] \times BW.$$

$$\frac{S}{N} = \frac{\overline{v_{os}^2}}{\overline{v_{ont}^2}} = [ANS = 124 = 20.9 \text{ dB}]$$



Q5

EEE 225 2013 Semiconductor Devices ①(a) Charge neutrality gives:  $n + N_a = p + N_d$ also  $np = n_i^2$ 

$$\text{so } n + N_a = \frac{n_i^2}{n} + N_d$$

$$n^2 + n(N_a - N_d) - n_i^2 = 0$$

$$\text{so, } n = \frac{(N_d - N_a)}{2} \pm \frac{\sqrt{(N_d - N_a)^2 + 4n_i^2}}{2}$$

$$= \left( \frac{N_d - N_a}{2} \right) \left( 1 \pm \sqrt{1 + \left( \frac{2n_i}{N_d - N_a} \right)^2} \right) \quad (2)$$

(i) When doped n-type,

$$n \approx N_d \gg n_i$$

$$p = \frac{n_i^2}{n}$$

(1)

(ii) when near intrinsic due to compensation,

$$n_i > (N_d - N_a), \text{ so}$$

$$n = n_i = p$$

(1)

(b) Resistivity of intrinsic Si =  $5 \times 10^3 \Omega \text{m}$ 

$$\sigma = \frac{1}{5 \times 10^3} = 1.6 \times 10^{-19} (0.12 + 0.05) n_i$$

$$\text{From this, } n_i = 7.3 \times 10^{15} \text{ m}^{-3}$$

(1)

Doping increases conductivity  $10^4$  times

$$\sigma = \frac{10^4}{5 \times 10^3} = 1.6 \times 10^{-19} \times 0.12 \times n \quad (\text{ignore holes})$$

$$\text{From this } n = 10^{20} \text{ m}^{-3} = N_d$$

(2)



(2)

(b) To make the top part p-type, we need to ensure that  $|N_a - N_d| \gg n_i$

so minimum doping required is

$$N_a \geq 10^{20} + 7.3 \times 10^{15} \text{ m}^{-3} \quad (4)$$

If the photodiode operated below RT,  $n_i$  would decrease, so the ~~Na~~  $N_a$  determined for RT operation would not have to change. (2)




Alternatively, we can reverse bias the device. In the dark, only the minority leakage current would flow. When illuminated, we would see a large photo-current flowing.

(either one of these explanations will do)

(4)

(3)

Q6



(b) In the unsaturated region we have:

$$I_d = \frac{\mu_n C_g}{l^2} \left[ V_{gs} - V_T - \frac{V_{ds}}{2} \right] V_{ds}$$

Saturation occurs when  $I_d$  is a maximum - this occurs when  $\partial I_d / \partial V_{ds} = 0$

$$\therefore \frac{\partial I_d}{\partial V_{ds}} = \frac{\mu_n C_g}{l^2} [V_{gs} - V_T - V_{ds}] = 0 \quad (4)$$

$$\Rightarrow V_{gs} - V_T - V_{ds} = 0$$

so saturation occurs when  $V_{gs} - V_T - V_{ds} < 0$   
i.e. when  $V_{gs} - V_T = V_{ds}$  (1)

(c) When drain and gate are shorted,  $V_{gs} = V_{ds}$

At saturation,  $I_d = \frac{\mu_n C_g}{l^2} \left[ V_{gs} - V_T - \frac{V_{gs} - V_T}{2} \right] \cdot (V_{gs} - V_T)$

$$= \frac{\mu_n C_g}{2l^2} (V_{gs} - V_T)^2 = \frac{\mu_n C_g}{2l^2} (V_{ds} - V_T)^2$$

This is true for saturated current provided  $V_{ds} > V_T$ . (7)

(4)

Q6 cont

For current to flow  $V_{ds} \geq 3V \Rightarrow V_T = 3V$ 

(d)

$$I_d = \frac{\mu_n C_g}{2L^2} (V_{ds} - 3)^2 = \frac{8 \times 10^{-4}}{2} (5 - 3)^2 = 1.6 \text{ mA}$$

$I_d$  depends exponentially on  $V_{dr} (> 3V)$  so can act as a non-linear resistor.

(4)