



The
University
Of
Sheffield.

Data Provided:

Thermal conductivity aluminium = 150 W/m°C

WORKED SOLUTIONS


DEPARTMENT OF ELECTRONIC AND ELECTRICAL ENGINEERING


Spring Semester 2015-16 (2.0 hours)

EEE6214 Packaging and Reliability of Microsystems

Answer **THREE** questions. **No marks will be awarded for solutions to a fourth question.** Solutions will be considered in the order that they are presented in the answer book. Trial answers will be ignored if they are clearly crossed out. **The numbers given after each section of a question indicate the relative weighting of that section.**


1.	a.	Standard method for singulation is by use of a wafer saw. High speed (3000rpm), diamond tipped, water cooled. Wafer attached to backing tape to prevent individual chips from flying off. Saw blade width ~ 0.3mm. Limitation: can only cut in straight lines; debris may damage ICs; heat generated may damage ICs; sequential process, hence fairly slow; large amounts of (expensive!) lost.	(4)
	b.	Laser singulation. Plasma singulation. Both allow non-rectangular IC shapes. Thinner cuts. Less thermal damage. Reduction/elimination of debris.	(2)
	c.	Wafer level test, using flying probes or probe card. Done in order to avoid the effort of packaging failed ICs.	(2)
	d.	BGA: 30x30 pins; pitch = 1 mm Worst case scenario: routing to centre of array with a single layer PCB. Need to route 14 connections between the two outer pads, hence 29 tracks/gaps in 0.5 mm (assuming equal track and gap), hence track width = $1/58 \text{ mm} = 17 \mu\text{m}$. this is an unfeasibly small value for a PCB. Solution is to use a multilayer PCB... ... with one via positioned between each set of 4 pads and a short track connecting it to pad (as per sketch below). PCB needs to be multilayer in order to route tracks. Full marks if a sensible analysis of number of routing layers is attempted (i.e. with sensible PCB line	(4)


		widths > 100 μ m).	
			
	e.	<p>Temperature control in 3d MCMs is difficult because of high Si packing density. Normally heat sink is put close-by top surface of Si, but in 3d this cannot be done.</p> <p>Possible innovative solutions (they may come up with others!)</p> <ul style="list-style-type: none"> - water cooling? – either heat pipe or pumped - avoid underfill, thus allowing room for air cooling between layers? - incorporate Peltier coolers into stack? - clever stack design to eliminate hot spots? <p>3d MCM advantages over</p> <p>a) SIP: smaller; short interconnection lengths</p> <p>b) SOC: heterogeneous integration; shorter design time; less hassle with IP</p>	(4) (3)

2.	a.	<p>Wave soldering process:</p> <p>1 Plated through hole (PTH) on PCB, long pins on package; 2 Insert, cut and bend pins; 3 Immerse in molten solder bath, solder mask prevents shorts; 4 Components usually on top side of board (else immersed in molten solder!)</p> <p>Small passives on bottom surface of PCB if tacked in place with adhesive.</p> <p>Heat and solder applied simultaneously.</p>	(3)
	b.	<p>Wave soldering still used for attaching through hole connectors. It's a much more robust attachment, hence good for components that experience high and repeated forces.</p>	(1)
	c.	 <p>PCB has larger thermal expansion coefficient than silicon, hence, on cooling</p>	(4)

		<p>from reflow temperature to room temperature the PCB contracts more than the silicon. The ductile solder ball changes shape to compensate for this change in geometry. Repeated temperature cycling will lead to failure (i.e. cracking) of the ball in the high stress areas.</p> <p>The stress in the corners of the solder ball can be reduced by using an <u>underfill</u> material to fill the voids between the solder balls. This reduces the effective TCE mismatch between the silicon and the substrate. The underfill material is typically a low-viscosity silica-loaded epoxy resin.</p>	
	d.	<p>i)</p> <p>For safety critical Si, $T_{\max} = 80\text{ }^{\circ}\text{C}$. Assume room temperature = $20\text{ }^{\circ}\text{C}$.</p> <p>Hence $\Delta T = 80 - 20 = 60\text{ }^{\circ}\text{C}$</p> <p>Assume that all heat is extracted via the metal leads.</p> $R_{\text{lead}} = L / (k_{\text{Cu}} * A)$ <p>Where :</p> $L = 5\text{ mm} = 5 \times 10^{-3}\text{ m}; \quad k_{\text{Cu}} = 390\text{ W/m }^{\circ}\text{C}; \quad A = 20 * 0.5\text{ mm}^2 = 10 \times 10^{-6}\text{ m}^2$ <p>Hence $R_{\text{lead}} = 3.3\text{ }^{\circ}\text{C/W}$</p> $R_{\text{pcb}} = 10\text{ }^{\circ}\text{C/W (given)}$ <p>Hence :</p> <p>Total thermal resistance through substrate, $R_{\text{sub}} = R_{\text{lead}} + R_{\text{pcb}} = 11.28\text{ }^{\circ}\text{C/W}$ (2)</p> <p>Hence: $Q_{\max} = \Delta T / R_{\text{sub}} = 60 / 11.28 = \underline{5.3\text{ W}}$</p> <p>ii)</p> <p>For consumer grade Si, $T_{\max} = 125\text{ }^{\circ}\text{C}$. Assume room temperature = $20\text{ }^{\circ}\text{C}$.</p> <p>Hence $\Delta T = 125 - 20 = 105\text{ }^{\circ}\text{C}$</p> <p>Hence, maximum thermal resistance $R_{\max} = \Delta T / Q = 105 / 12 = \underline{8.75\text{ }^{\circ}\text{C/W}}$</p> <p>This required value for R_{\max} is <i>less</i> than the stated value for the PCB thermal resistance ($10\text{ }^{\circ}\text{C/W}$), so, regardless of the thermal resistance of the leads, the thermal resistance is too high, hence this package is NOT OK for the IC. (2)</p>	
	e.	<div style="border: 1px solid black; padding: 10px; margin-bottom: 10px;"> <p style="text-align: center;">$T = 20\text{ }^{\circ}\text{C}$ $T_{\max} = 250\text{ }^{\circ}\text{C}$ $T = 20\text{ }^{\circ}\text{C}$</p> </div> <p>i)</p> <p>ii) $T_{\max} = 250\text{ }^{\circ}\text{C}$, hence $\Delta T = 250 - 20 = 230\text{ }^{\circ}\text{C}$</p> <p>$Q = 30\text{ W (given)}$</p> <p>Two pairs of resistors in parallel, hence :</p> $R_{\text{total}} = ((R_{\text{pcb}} + R_{\text{lead}}) * (R_{\text{top}} + R_{\text{heatsink}})) / (R_{\text{pcb}} + R_{\text{lead}} + R_{\text{top}} + R_{\text{heatsink}})$	

		$\Delta T = Q(R_{\text{total}})$ hence, rearranging leads to : Max. $R_{\text{heatsink}} = 10.5 \text{ }^{\circ}\text{C/W}$ iii) At high altitude the density of air will be less, hence the cooling provided by the fan will be less, hence the chip will be hotter than the safe maximum operating temperature and may fail.	(5)
--	--	--	-----

3	a.	<p>i) MOSFET radiation damage: Radiation particles can easily produce e-h+ pairs in SiO₂. Ionization energy of SiO₂ = 17eV. 1 rad generates 10¹³ pairs/cm². Mobile electrons extracted, holes are trapped at the Si/SiO₂ interface. Positive charge reduce the threshold voltage by $\Delta V_t = Q_{\text{ox}}/C_{\text{ox}}$ causing MOSFETs to turn on at lower applied voltage and large leakage currents. V_t can be large before irradiation, but thick oxide suffers large ΔV.</p> <p>ii) Radiation creates e-h+ pairs which are trapped in defect sites in the fibre creating new energy levels that absorb light. This ↑ optical loss which can be observed from darkening of fibre. Amount of loss depends on dose, temperature, composition and uniformity of fibre.</p> <p>iii) Photodiodes suffer surface currents from ionization (the bulk detector is insensitive to ionization) and increased dark current from physical formation of defects. Positive charge in passivation - leakage path shorting pn junction. Recombination of photogenerated carriers reduces signal. Localised breakdown could also occur.</p>	(2) (2) (2)
	b.	 <p>i) E_a of GB diffusion higher in Au than Al and density of GBs lower in bulk Au wire than thin Al, leads to accumulation under joint – distortion/cracking</p> <p>ii) Current density higher through thinner region over step leads to higher temp and enhanced electromigration. May also be a void increasing temperature.</p>	(2) (2)

	c.	<p>i)</p> $MTTF^{-1} = B j_e^n \exp\left[-\frac{E_a}{kT}\right]$ <p>B is a constant, E_a is the activation energy and j_e is the current density. At low current densities $n = 2$.</p> <p>ii)</p>  <p>iii) Black's assumption supported at low J (ie. $< 2 \times 10^6 \text{ Acm}^{-2}$).</p> <p>iv)</p> $AF = \left(\frac{J_{stress}}{J_{use}}\right)^n \exp\left[-\frac{E_a}{k} \left(\frac{1}{T_{stress}} - \frac{1}{T_{use}}\right)\right]$ $AF = \left(\frac{4 \times 10^5}{2 \times 10^5}\right)^2 \exp\left[-\frac{0.5}{8.617 \times 10^{-5}} \left(\frac{1}{373} - \frac{1}{303}\right)\right]$ <p>$AF = 145.5$</p> <p>$MTTF(\text{use}) = AF \times MTTF(\text{stress}) = 145.5 \times 2000 = 291000 = \underline{33 \text{ years}}$</p>	<p>(2)</p> <p>(2)</p> <p>(1)</p> <p>(5)</p>
--	----	--	---

4.	a.	<p>a) i) gold wire displacement can be observed with X-radiography prior to opening package. (3)</p> <p>ii) intermetallics best observed using IR-microscopy (SAM only really useful for voids). Prep by removing backside of package. (3)</p> <p>iii) popcorn cracking using SAM (no removal of packaging needed) (3)</p>	
	b.	<p>Possible failure analysis process flow:</p> <p>Examine prior to opening</p> <p>Microscope (corrosion, whiskers)</p> <p>X-ray radiation (internal geometry, physical defects, bond wires, solder)</p> <p>IR microscopy</p> <p>Package opening/encapsulation removal</p>	(3)

		<p>Grid/mill lid off (check mechanical damage, corrosion, misalignments)</p> <p>Internal examination initially using optical microscope (eg check facets for COD) then via SEM</p> <p>Remove chip and apply selective layer removal</p> <p>e.g. for ESD, EOS, sub-surface evidence. Layer removal by ion milling once identified defect location. TEM of defect or SIMS analysis</p>	
	c.	Yield = $0.98^2 \times 0.99^8 \times 0.85 = \underline{75 \%}$	(3)
	d.	<p>The critical area is the area that will cause a ‘hard’ failure of the circuit. This can be approximated to a square with a size determined by the inter-track spacing. If we assume equal track and gap, then, for a pitch of 1mm:</p> <p>$A_c = 0.5 \times 0.5 \text{ mm} = 0.25 \text{ mm}^2$</p> <p>Hence:</p> <p>$FY = (1 - \exp(-2 \times 0.25 \times 0.1)) / (2 \times 0.25 \times 0.1) = 1 - e^{-0.05} / 0.05 = \underline{97.5 \%}$</p>	(5)