
## EEE225 Solutions (NJP) Digital Part


I.




To write to the cell, *bitline* is set to the required data value and *bitline* is set to the complement. The controller then sets wordline = 1 which turns on transistors T1 and T2. The data values then appear in the inverter loop overwriting any previous value. (2)


To read from the cell, *bitline* and *bitline* are both precharged to 1. Wordline is then set to 1. One of the enabled transistors will have a 0 at one end which will cause the corresponding precharged 1 to drop to a slightly lower voltage than a normal 1. Both of the bitlines are connected to a sense amplifier which can detect this variation and hence the data value. (3)

2.



Both transistors are ON or OFF simultaneously. The nmos switch passes a good zero but a poor 1. The pmos switch passes a good one but a poor 0. A bilateral switch is formed which passes a good 0 and good 1 in both directions. (3)





TTL – the first structural block implements the required logic. The second block is a phase splitter which is required to drive the final block which is a totem-pole output stage. In contrast, a CMOS logic gate consists of a pmos pull-up network to the positive supply rail and an nmos pull down network to ground. (2)

In the case of TTL the gate logic consists of a multi-emitter transistor and the number of emitter connections would be increased. In the case of CMOS, an additional transistor in both the pull-up and pull-down network would be required for each extra input. (3)

EEF 225 2014/15 LF GAIN = -K = HF GAIN = 20 26/060 (1) - FOR SHAPE (1) - FOR W, & WO [ >C ANZS] (1) - FOR K + 3ds [ YAXIS] for w (1) FOR SHAPE (1) FOR ALTERMENT OF WO LA, (1) For 45° LAG AT + 3ds for w

THESE DIAGRAMS ARE GIVEN IN THE LECTURE NOTES
SO COULD BE LEARNED BUT BRING ABLE TO THINK THEM OUT
IS BETTER.

(8 IN TOTAL)

## ERR 275 2014/15

25

a)

(a) 
$$V_{on}^{2} = K^{2} \left( V_{ns}^{2} + V_{n}^{2} + \frac{1}{2} R_{s}^{2} \right)$$
 (1)
$$= 50^{2} \left( 4KTR_{s} + 1.6\kappa ro^{-17} + 1\kappa ro^{-28} \cdot 360\kappa ro^{3} \right)$$

$$= 2500 \left( 9.875\kappa ro^{-18} + 1.6\kappa ro^{-17} + 3.6\kappa ro^{-28} \right)$$
 (1)

- IT'S OK TO IGNORY THE in RS TELM.
FULL MARKS STELL AVAILABLE.

THIS IS A STAND ARD ANSWER THAT CAN BE MEMORISED.

EEE 225 May 2015

Q 1)a Charge neutrality condition

$$N = \frac{Nd - Na}{2} + \frac{Nd - Na}{2} \left[ 1 + \left[ \frac{2n_{1}}{2} \right]^{\frac{3}{2}} \right]$$
 (3)

i) For n-type extrinsic, Nd-Na > ni

$$\rho = \frac{n_i^2}{Nd}$$

ii) For compensated near intrinsic


50

$$p = \frac{n^2}{n} = pi = ni$$

ab under lasing condition, the p-n junction is forward biased, so

(2)

B P ===-EF
N VB




	(3)
Øm n-type se	niconductor
der forward b	rias, majority
	CB Ex > Øm n-type ser der forward b

servi conductor

Apply  $V_{out} = -\frac{V_S}{2^{n-i}}$  to all inputs that are HIGH, then sum the results.

(8)

$$V_{out}(D_0) = -\frac{3.3 \text{V}}{2^{4-0}} = -0.206 \text{ V}$$
  $V_{out}(D_1) = -\frac{3.3 \text{V}}{2^{4-1}} = -0.413 \text{ V}$   $V_{out}(D_3) = -\frac{3.3 \text{V}}{2^{4-3}} = -1.65 \text{ V}$  Applying superposition,  $V_{out} = -2.269 \text{ V}$ 



## Inverter

Α	T1	T2	Υ
L	on	off	H
H	off	on	L

Inverter truth table

POWER

3.3V

OV

A

Y

Vout

500 Ω

GROUND

(4)

pmos is on with a resistance of 75  $\Omega$ 

nmos is off with a resistance of 500,000  $\boldsymbol{\Omega}$ 

Load impedance is 500,000  $\Omega$  in parallel with 500  $\Omega$   $\approx$  500  $\Omega$ 

$$V_{out} \approx 3.3 \times (500 / 575)$$

≈ 5.7mA

(4)

Ou a


i) T, LT2 - ARR A OIFFERENTIAL AMPLIFIER. (1) OR ANY THENE FUSE - THEY SUBTRACT V+ LV TO GIVE AN FRANK THAT IS TRUE AND CGERRENT THAT FLOWS IN THE CONKETOR OF TILTZ (1) PRETINBUT.

TZ LT4 - AREA CURTENT MIRROR (1) - TH REFLECTS THE FROM CURRENT IN TES CONFECTOR TO TO 15 COURCEOR AND IS IN ANTI PHASE WITH THE ELROL CURRENT IN TI'S CONFICTOR EFFECTIVELY DOUBLEAS THE DEFFRIENTIAL AMPLIFER GAIN, - Ty LT3 PROUCE THE LOAD OF TO ON T, 'S CONFETOR OR BRYTHING EFFRETIVELY BALANCING THE DIFFERENTIAL AMPLIFIER ELSE THAT IS AND GROWING OUT PUT OFFSET.

TRUE AND PERTINENT.


To le To - DAMINGTON. (1) - To REDUCTS THE BASE CEPTENT SUPPLEROBY T'S CONFLITOR MINIMISING THEAL LOAD ON THE DIFFERENTIAL AMPLIFIER. - To & TO ARE THE VOLTAGE AMPLEPIEN STAGE (1) FOR DOT - To be TO PROVEDE A VERY ZARGE VOLTAGE GAIN OF TARSKE OR WHICH PROVIOUS MOST OF A AMTHING RUSE - To, To & C SET WO AND AFFECT THE COMPRISATION RRTINENT. OF THE AMPLIFIER.

(6 IN TOTAL)



RASINT

FRE 225




$$f-3ds = \frac{GBP}{A(-3ds)} = \frac{G\times 10^6}{70.7946} = \frac{84.75 \text{ KHz}}{(1)}$$

SOLUTIONS ALONG THE LINES OF 100 Y X 120 KHZ
CAN Scold A MATIMUM OF (2) MARKS

EER 225 2014/15 043 GBP = 100KHz Vo/ = 16. 1 100. 1 1 + 1 w = 1 + 1 ( 100 k Hz) GBP. AT 75 KHz, | gain | =  $(V_0/v_1) = \frac{100}{(1+(\frac{75}{1})^2)^{\frac{1}{2}}}$ = 1.3332 V/ OR 2.498 dBV PHASE SHIFT = [[Vo/vi] = -tan (f)  $=-t_{1}\left(\frac{75}{1}\right)=-89.236$ 3VPLANS = 3√2 Vplu = 4.2426 V (1)
MAR PLATE OF CHAMBER OF SEMUSORD V(E) = Vp Sin(wt) dV(6) = 40 w cos (wb). THIS IS MAKE WHEN Cos (wt) =1 : MAN dV = Vpw FORM = S.R = 0.05 X10 = 1.876 KHz (1)

02



ØMI = 4eV ØMZ = 1eV n-type semiconductor Øs = 3eV

M1/semiconductor = schottky contact (2)
M2/semiconductor = ohnic contact

when a large current of 500mA flows, the MI/s.c. junction is forward biased.

Equivalent circuit:

252 D T

(2)

$$0.5A = I_0 \times 2.25 \times 10^8$$

$$I_0 = 2.22 \times 10^{-9} A$$
(+)

When bias voltage is reversed, the MI/s.c. junction is reverse biased and only the small leakage cowent to flows.

When 
$$Vgs-Vds-V_T < O$$
, or  $Vds > Vgs-V_T$ , saturation of Id occurs, Ids (2)

Gote and Drain connected together, so 
$$V_{gs} = Vd_s$$
,  $\mu_e C_g = 4 \times 10^{-4} \text{ A V}^{-2}$ ,  $V_T = 2 \text{ V}$ 

When 
$$Vd_1 = 3V$$
,  $Vg_3 = 3V$   
 $Id = 4 \times 10^{-4} (Vg_3 - 2)^2 = 2 \times 10^{-4} A$ 

When 
$$Vds = AV$$
,  $Vgs = 4V$   
 $Td = \frac{4 \times 10^{-4}}{2} (A-2)^2 = 8 \times 10^{-4} A$  (2)