



University of Sheffield

Department of Electronic and Electrical Engineering

EEE207 Semiconductors for Electronics and Devices

## Problem Sheet 4

1. A certain germanium p-n junction diode has a conductivity of  $10^4 \text{ S m}^{-1}$  in the bulk n-type region and  $10^2 \text{ S m}^{-1}$  in the p-type region. Find the "built-in" voltage drop across the junction in equilibrium at 300K, assuming electron and hole mobilities of  $0.36 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$  and  $0.17 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$  respectively and an intrinsic carrier density of  $2.5 \times 10^{19} \text{ m}^{-3}$ .

2. Assuming the formula  $g_m = \mu_e C_g V_{d,s} / l^2$ , where the symbols have their usual meaning, calculate the saturation-region transconductance of an induced n-channel MOST having the following properties:

relative permittivity of  $\text{SiO}_2 = 3.7$

width of gate =  $0.84 \text{ mm}$

channel length,  $l = 5 \mu\text{m}$

oxide thickness =  $150 \text{ nm}$

electron mobility,  $\mu_e = 0.02 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$

drain-source voltage at saturation,  $V_{d,s} = 10 \text{ V}$

3. An induced-channel MOS transistor can be used as a linear resistor in an integrated circuit, where the effective value of resistance between source and drain is controlled by the gate-source voltage,  $V_g$ . Assuming the usual formula  $I_d = \mu_e C_g (V_g - V_T - \frac{1}{2} V_d) V_d / l^2$ , show that, provided the drain voltage is much smaller than the difference between  $V_g$  and the turn-on voltage ( $V_T$ ), a MOS transistor behaves as a linear resistor with resistance given by  $R = l^2 / [\mu_e C_g (V_g - V_T)]$ , where  $l$  is the length of the channel,  $C_g$  is the gate capacitance, and  $\mu_e$  is the mobility of majority carriers in the channel.

A certain MOS transistor is to be used to simulate a  $2000 \Omega$  resistor, and has a gate capacitance of  $1 \text{ pF}$ , channel length  $5 \mu\text{m}$ , turn-on voltage  $3 \text{ V}$ , and the mobility of electrons in the channel is  $0.02 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$ . What gate voltage is necessary to achieve the required resistance? Are there any disadvantages in using this arrangement in an integrated circuit?

4. Assuming the usual expression for the drain current of an induced-channel MOS transistor operated in the unsaturated region,  $I_d = \mu_e C_g (V_g - V_T - \frac{1}{2} V_d) V_d / l^2$ , show that the saturation-region transconductance of a MOS transistor is proportional to the square root of its drain current. A certain n-channel MOS transistor has a transconductance of  $2 \text{ mS}$  at a drain current of  $5 \text{ mA}$ . Estimate the gate capacitance, assuming a channel length of  $10 \mu\text{m}$  and an electron mobility of  $0.13 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$ .

## Numerical Answers

1. 0.358V
2.  $7.34 \times 10^{-3}\text{S}$
3. 3.63V
4. 0.31pF

Charge on electron:	$-1.602 \times 10^{-19}\text{C}$
Free electron rest mass:	$m_0 = 9.110 \times 10^{-31}\text{kg}$
Speed of light in vacuum:	$c = 2.998 \times 10^8\text{m s}^{-1}$
Planck's constant:	$h = 6.626 \times 10^{-34}\text{J s}$
Boltzmann's constant:	$k = 1.381 \times 10^{-23}\text{J K}^{-1}$
Melting point of ice:	$0^\circ\text{C} = 273.2\text{K}$
Permittivity of free space:	$\epsilon_0 = 8.854 \times 10^{-12}\text{F m}^{-1}$
Permeability of free space:	$\mu_0 = 4\pi \times 10^{-7}\text{H m}^{-1}$