

### **Data Provided:**

Equations and physical constants at end of paper

### DEPARTMENT OF ELECTRONIC AND ELECTRICAL ENGINEERING

Spring Semester 2015-16 (3.0 hours)

### **EEE348 Electronics and Devices**

Answer FIVE QUESTIONS comprising AT LEAST TWO each from part A and part B. No marks will be awarded for solutions to a sixth question, or if you answer more than three questions from parts A or B. Solutions will be considered in the order that they are presented in the answer book. Trial answers will be ignored if they are clearly crossed out. The numbers given after each section of a question indicate the relative weighting of that section.

#### Part A

**A1** The *pull-down* network for a digital CMOS gate is as shown in **Figure A1**:




Figure A1: Pull-Down Network

- a. Draw the corresponding *pull-up* network for the gate in **Figure A1**. (4)
- **b.** Derive an expression for **Y** in terms of **A**, **B**, **C**, and **D**. (4)
- c. Size the transistors M1...M4, assuming that the gate is *minimum-sized*. State any assumptions made. (4)
- **d.** What is the justification for connecting all of the substrate connections for M1...M4 to the negative supply rail? What problem can this, potentially, cause? (4)
- e. If circuit in Figure A1 were used in an environment where the output of the (4)

**(4)** 

**(4)** 

circuit, **Y**, could sometimes *under-shoot* (that is, a voltage at the output could be below the negative supply rail), the consequence could be that one or more of the transistors in the circuit could be damaged. Describe how this could happen and what might be done to prevent this problem.

- **A2 a.** How is a *master-slave* D-type flip-flop organised. Draw a transistor-level schematic, identifying the function of each part.
  - **b.** What is the constraint on the clock used for a *master-slave* D-type flip-flop? Draw a schematic for a non-overlapping clock generator. (4)
  - c. One of the problems that can occur with a flip-flop is *metastability*. What is *metastability* and what is the solution to minimise its occurrence. (2)
  - **d.** A system consists of two separate clock domains (D1, and D2). Data from D1 is being transferred to D2, as shown in Figure A2.




Figure A2: Transfer of Signal Between Clock Domains

- i) You know that, for the fabrication process in which the components are implemented,  $T_0=t_c=0.5$ ns. Show that you would expect to see approximately 0.0175 *upsets/second* at point X. Please ensure that you justify your choice of  $t_r$ .
- ii) Is 0.0175 upsets/second at point X a reasonable result? If not then why? (2)
- iii) You decide that you need the number of upsets/second at point X to be fewer than 2.5x10<sup>-10</sup>. How would you design the receiving circuit in D2 to meet this requirement?

EEE348 2 CONTINIUED

- **A3** a. Give a brief description of the following terms:
  - i) Overdrive voltage,
  - ii) Transconductance,
  - iii) Channel length modulation. (3)




Figure A3: A SPICE model of a common gate amplifier.

**b. Figure A3** shows a SPICE model for a common gate amplifier. The MOSFET in the circuit, labelled M1, has the following parameters:

$$V_{TO}=0.6V$$
,  $K_n=100\mu A/V^2$ ,  $W/L=8\mu m/1\mu m$ ,  $\lambda=0.05V^{-1}$ .

The amplifier is to be biased at a drain current  $I_{D0}=150\mu A$ .

- i) Calculate the overdrive voltage,  $V_{OV}$ , the transconductance,  $g_m$ , and the output resistance,  $r_o$ , of transistor M1.
- ii) Draw the small signal model of this circuit. Use the 'T' model for transistor M1 and include the effects of channel length modulation you may ignore parasitic capacitances.
- iii) By ignoring the effects of channel length modulation, derive an expression for the gain of the amplifier, showing your working. Calculate this gain if the signal source  $V_{sig}$  has an output resistance,  $R_{sig}$  of  $5k\Omega$  and the drain resistor,  $R_d$ , is  $50k\Omega$ .
- **c.** For implementation on an IC, the drain resistor in **Figure A3** can be replaced by a PMOS current mirror active load.
  - i) Redraw **Figure A3** to show how you would implement this current mirror, showing where an external resistor would be connected to realise the reference current for the mirror.
  - ii) If the PMOS transistors used in your mirror have a channel length modulation parameter  $\lambda = 0.025 \, V^{-1}$ , determine the gain of your redesigned amplifier (you may again ignore channel modulation effects for transistor M1 in this calculation). The bias current remains the same at  $150 \mu A$ .

EEE348 3 TURN OVER

(3)

**(5)** 


**(3)** 

**(4)** 

**(2)** 

**(5)** 

**(3)** 



**Figure A4:** A SPICE model of a common source amplifier.

**Figure A4** shows a common source amplifier. The amplifier operates with a transconductance of  $g_m=1.5mS$ . The parasitic gate-source and gate-drain capacitances are:  $C_{gs}=C_{ds}=10fF$ .

- a. The bias voltage,  $V_{\text{bias}}$ , in **Figure A4** could be realised using a potential divider. Explain why this is not the ideal solution and give an example of a situation where it may cause a problem. Suggest an alternative method that could be used to bias the amplifier. (5)
- b. i) Draw the small signal model of the amplifier in **Figure A4**. Use the ' $\pi$ ' model for transistor M1 and include the dominant parasitic capacitances in your drawing.
  - ii) The amplifier has a drain resistance  $R_d$ =5k $\Omega$ . Use this value and your small signal model to calculate the midband gain of the amplifier. Explain any assumptions you make in this calculation.
  - iii) Calculate the two Miller capacitances for this amplifier and describe where they would appear in your small signal model (e.g. 'between the drain and source of M1', 'between the source of M1 and ground' or similar). (3)
  - iv) Calculate an approximate upper cutoff frequency for the amplifier when a source is connected whose output resistance,  $R_{sig}$ , is  $100k\Omega$ . State any assumptions made. (4)

**(7)** 

### Part B

<b>B1.</b>	a.	Sketch and label the current-voltage characteristics of a p-n junction solar cell in	
		the dark and when illuminated with a strong light.	<b>(2)</b>

- **b.** The so-called Passivated Emitter & Rear Locally-diffused (PERL) solar cell produces a very high conversion efficiency.
  - i. Describe how the Silicon PERL cell achieve high absorption efficiency.
  - ii. Explain the design features that maximise the photocurrent generated in the PERL cell. (7)
- c. Discuss one major advantage as well as a disadvantage of using a narrow bandgap semiconductor, such as InGaAs, for constructing a solar cell. (4)
- d. i. Describe manufacturing modifications required to reduce the cost of Si solar cell so that large area solar panels can be manufactured.
  - ii. Explain major drawbacks of the modifications you proposed in (i).
  - iii. Propose and describe a method to overcome the drawbacks discussed in (ii).

- **B2.** a. List the two essential conditions to achieve lasing in a GaAs pn diode. (2)
  - **b.** With the aid of diagrams, describe the key features of a GaAs-AlGaAs Fabry Perot laser. In your answer you should discuss how the features help to improve the laser performance. (10)
  - **c.** In fiber optic communication, wavelength division multiplexing (WDM) is a technique that combines a number of signals at different wavelengths into a single fiber to increase the data transmission.
    - i) Explain why a simple stripe laser is not suitable for WDM.
    - ii) Describe a laser structure that can be used in WDM.
    - iii) Discuss the advantages and disadvantages of the laser structure in (ii) over a Fabry Perot laser. (8)

EEE348 5 TURN OVER

**(7)** 

- **B3.** a. Using a band diagram discuss the origin of the broad spectrum of light emitted by a simple LED. (4)
  - **b.** An LED is not suitable for high modulation rate, required for optical communication. Explain why? (2)
  - c. The bandgap of  $Al_xGa_{1-x}As$  is given by 14242 +1.247x. Describe in detail a design for an LED which can achieve bright emission of near infrared light with a wavelength of 800 nm. A band diagram should be included in your answer.
  - The injection efficiency of an LED is given by  $\gamma_{inj} = \frac{J_e}{J_e + J_{GR} + J_h}$ , where  $J_e$  is due to electron injection,  $J_h$  is due to hole injection and  $J_{GR}$  is due to generation-recombination process. Clearly the injection efficiency improves as  $J_h$  and  $J_{GR}$  are suppressed. For an LED p-i-n structure, discuss
    - i) two approaches to reduce  $J_h$
    - ii) how the doping concentration in the i-layer will influence the injection efficiency
    - iii) how temperature will affect the injection efficiency (7)

- **B4. a.** Describe why is a negative differential resistance of interest to electronic engineers? (2)
  - **b.** Discuss how the Gunn effect leads to a negative differential resistance in semiconductors. (6)
  - **c.** i) Propose a suitable diode structure to achieve Gunn effect.
    - ii) With the aid of velocity vs. electric field diagrams, explain how high frequency oscillation is produced in this Gunn diode. (8)
  - d. Conventional Gunn diodes provide useful microwave power up to around 150 GHz. Describe an alternative microwave deviceAll that are used for applications at higher frequencies.

#### CHT/NLS/AM/TWANG

# You may require the following for Part A:

The Shichman-Hodges model:

In the triode region:

$$I_D = K_n \frac{W}{L} \left( V_{OV} - \frac{V_{DS}}{2} \right) V_{DS}$$

In the *saturation* region:

$$I_{D0} = K_n \frac{W V_{OV}^2}{L}$$

In the *ohmic* region:

$$I_D \approx K_n \frac{W}{L} V_{OV} V_{DS}$$

Regardless of the region:

$$I_S = I_D$$

$$I_G = 0$$

Channel length modulation:

$$I_D = I_{D0}(1 + \lambda V_{DS})$$

The overdrive voltage:

For an NMOS device:  $V_{GS} = V_{TO} + V_{OV}$ 

For a PMOS device: 
$$V_{GS} = -(|V_{TO}| + |V_{OV}|)$$

MOSFET output resistance:

$$r_o = \frac{1}{\lambda I_{D0}}$$

MOSFET transconductance:

$$g_m = K_{n,p} \frac{W}{L} V_{OV}$$

Metastability:

$$p_u = T_0 e^{-\frac{t_r}{t_c}}$$
 upsets/clock/data

# You may require the following for Part B

$$f^{e}(E) = \frac{1}{\exp\left(\frac{E - E_{Fn}}{kT}\right) + 1}$$

$$I_{d} = I_{s} \left[\exp\left(\frac{qV}{kT}\right) - 1\right]$$

$$J_{e} = \frac{qD_{e}n_{p}}{L_{e}} \exp\left(\frac{qV}{kT}\right)$$

$$J_{GR} = \frac{qn_{i}W}{2\tau} \left[\exp\left(\frac{qV}{2kT}\right) - 1\right]$$

$$W = \sqrt{\frac{2\varepsilon_{s}}{q} \left(\frac{N_{a} + N_{d}}{N_{a}N_{d}}\right)} V_{bi}$$

$$L_{e(h)} = \sqrt{D_{e(h)}\tau_{e(h)}}$$

$$f^{h}(E) = \frac{1}{\exp\left(\frac{E_{Fp} - E}{kT}\right) + 1}$$

$$I_{s} = qAN_{c}N_{v}\left[\frac{1}{N_{A}}\sqrt{\frac{D_{e}}{\tau_{e}}} + \frac{1}{N_{D}}\sqrt{\frac{D_{h}}{\tau_{h}}}\right] \exp\left(-\frac{E_{g}}{kT}\right)$$

$$J_{h} = \frac{qD_{h}p_{n}}{L_{h}} \exp\left(\frac{qV}{kT}\right)$$

$$V_{bi} = \frac{kT}{q}\ln\left(\frac{N_{a}N_{d}}{n_{i}^{2}}\right)$$

$$V_{OC} = \frac{kT}{q}\ln\left(1 + \frac{I_{ph}}{I_{s}}\right)$$

$$D_{e(h)} = \frac{kT}{q} \, \mu_{e(h)}$$

**EEE348** 

$$I_{ph} = qAG(L_{e} + W + L_{h})$$

$$I_{lof} = I_{s} \left[ 1 - \exp\left(\frac{q(V - I_{lof}R_{s})}{kT}\right) \right] + I_{ph}$$

$$\eta = \left(\frac{I_{ph}}{q}\right) \left(\frac{P_{opt}}{h\nu}\right)^{-1}$$

$$\eta = (1 - R)[1 - \exp(-\alpha W)]$$

$$I_{ph} = \frac{\eta \lambda P_{opt}}{1.24}$$

$$I_{ph} = \frac{\eta \lambda P_{opt}}{1.24}$$

$$I_{hh} = \frac{$$

### PHYSICAL CONSTANTS

Quantity	Symbol	Value
Boltzmann constant	k	1.38066×10 <sup>-23</sup> J/K
Electron rest mass	$m_o$	$9.1095 \times 10^{-31} \text{ kg}$
Electronic charge	q	1.60218×10 <sup>-19</sup> C
Permeability in vacuum	$\mu_0$	1.25663×10 <sup>-8</sup> H/cm
Permittivity in vacuum	$\mathcal{E}_0$	8.85418×10 <sup>-14</sup> F/cm
Planck constant	h	$6.62617 \times 10^{-34}  \text{Js}$
Speed of light in vacuum	c	2.99792×10 <sup>10</sup> cm/s
Thermal voltage at 300 K	kT/q	0.0259 V

Dielectric constant = 11.9 (Si), 12.4 (GaAs), 13.9 (InGaAs)

EEE348 8