

LEE119 2015 Solutions


$$F = (A+B+C)(A+B+C)(A+B+C)$$





one bit must be set high initially 0100 0010 0001 1000 repeat





> Square wave (

11/2 Square wave 2

Both registers clocked wath some 10 muz clock. regi initialised to 1110 reg z initialized to OIII

Zoa(i) Moore -) output is state or decoded from state C

(Light M

mealy -> input can be used to directly form the output.

(ii)


Binary -> 2" states where n is the number of Flip flops

one-hot -s one Hip Hop perstale 0

(111)


non-resetting can use bits frama previous match in a new match. Resetting starts looking at the next bit after a match (2)

B- reset state
B- I found
C- 10 found
D- 101 found



Present State	1/p	Next Stale	0/1
A	0	AB	0
B	0 (C	0
(0	A	0
0	0 (G	

C &



This would not work for resetting behavior as it decodes every occurrence of 101.

3. a

Mux selects dala SF From two upsts OA under control


of S

$$F = \overline{SAB} + \overline{SAB} + \overline{SAB} + \overline{SAB} + \overline{SAB}$$

$$= \overline{SA(B+B)} + \overline{SB(A+A)}$$

Possibility of glitch on F due to race anditumon the select line S

4. (9)




) (

((1



$$S = A \oplus B \oplus C;$$

 $C_0 = AB + (A \oplus B)C;$



(P)	00
	(0) (2)

Q. Qo Present State	Q, C l Nex Sla	i
00	(0 0 0	
(()	l D	(2)

T-type toggles when Tinput is I' TQ OQ (
Qo toggles every clock

Qo toggles when QQ = 00 or QQ = 10

