

EEE331 Analogue Electronics




5th lecture:

MOSFETs

- comparison: BJT vs. MOSFET
- transistor design in CMOS
- latchup problems
- current-voltage characteristic
- biasing a MOSFET
- frequency behaviour


EEE331 Analogue Electronics

Comparison of transistor types: BJT vs. MOSFET

criterion	BJT 	JFET 	MOSFET 
principle	diffusion through one one forward and one reverse biased diode (depletion region)	reverse-biased pn-junction isolates gate from substrate	gate bias controls source-drain current by electrostatic interaction across insulating gate
input current	$i_B = i_C / \beta$ (μA)	small	$i_G = 0$ (pA)
input impedance	low	high	very high
I/V transfer character.	exponential (exact)	modified square law	square-law (approx.)
transconductance	high	medium	low
carrier type	minority	minority (depletion mode)	majority
radiation resistance	low	?	high
zero-offset of $I_C(V_{CE})$ or $I_{DS}(V_{DS})$	yes	?	none
gate-channel breakdown	-	partly reversible	irreversible=destructive
applications	audio amplifiers, phototransistors	high power radio transmitters, low-noise diff. amps	switches, charge measurement devices

EEE331 Analogue Electronics

Design of BJTs in CMOS technology





- if collector C_1 is incorporated into the well, then a **lateral pnp BJT** is formed by $E-B-C_1$ where the additional MOSFET gate ensures reverse biasing (i.e. corresponding source drain-contacts operate in the cut-off region) **but**
- a biased substrate forms collector of a **parasitic vertical pnp BJT** formed by $E-B-C_2$ for some electrons diffusing out of the n-well

EEE331 Analogue Electronics

Design of MOSFETs in CMOS technology

right: enhancement-type nMOSFET
bottom right: cross-section
bottom left: n-channel
for positive gate bias




EEE331 Analogue Electronics

Latchup in CMOS technology

typical n-channel and p-channel MOSFET device pair involves several pn-junctions to implement (e.g. as inverter)

formation of two parasitic BJTs by the n-well MOSFETs, a lateral npn a vertical pnp BJT

positive feedback occurs if the BJTs enter the active region, have $\beta > 1$ and start to conduct. This can destroy the circuit.




EEE331 Analogue Electronics

Lecture 5

EEE331 Analogue Electronics

Derivation of MOSFET output characteristic




- capacitance of gate oxide per unit area: $C_{ox} = \epsilon_{SiO_2} \epsilon_0 / t_{ox}$
- capacitance of infinitesimal strip of gate at distance x from source contact: $C_{ox} W dx$
- effective voltage here: $V = V_{GS} - V_{to} - v(x)$
- charge in infinitesimal strip of n-channel: $dq = -C_{ox} W dx [V_{GS} - V_{to} - v(x)]$ (negative)
- electric field at this point: $E(x) = -dv(x)/dx$
This causes the charge dq to drift towards the drain with a velocity given by the mobility of the electrons μ_n :
 $dx/dt = -\mu_n E(x) = \mu_n dv(x)/dx$
- resulting drift current:
 $i = dq/dt = dq/dx dx/dt$
 $= -\mu_n C_{ox} W [V_{GS} - V_{to} - v(x)] dv(x)/dx$
- drain-source current:
 $i_D = -i = \int_0^L i_D dx$
where $v(0) = 0$ at $x = 0$ and $v(L) = v_{DS}$ at $x = L$
 $i_D = \mu_n C_{ox} (W/L) [(V_{GS} - V_{to}) v_{DS} - \frac{1}{2} v_{DS}^2]$

EEE331 Analogue Electronics

Lecture 5

EEE331 Analogue Electronics

Derivation of MOSFET output characteristic



triode region:

$$i_D \approx \mu_n C_{ox} (W/L) (V_{GS} - V_{to}) v_{DS}$$

overdrive voltage V_{ov}

saturation region:

$$i_D \approx \frac{1}{2} \mu_n C_{ox} (W/L) (V_{GS} - V_{to})^2$$

- capacitance of gate oxide per unit area: $C_{ox} = \epsilon_{SiO_2} \epsilon_0 / t_{ox}$
- capacitance of infinitesimal strip of gate at distance x from source contact: $C_{ox} W dx$
- effective voltage here: $V = V_{GS} - V_{to} - v(x)$
- charge in infinitesimal strip of n-channel: $dq = -C_{ox} W dx [V_{GS} - V_{to} - v(x)]$ (negative)
- electric field at this point: $E(x) = -dv(x)/dx$
This causes the charge dq to drift towards the drain with a velocity given by the mobility of the electrons μ_n :
 $dx/dt = -\mu_n E(x) = \mu_n dv(x)/dx$
- resulting drift current: $i = dq/dt = dq/dx dx/dt$
 $= -\mu_n C_{ox} W [V_{GS} - V_{to} - v(x)] dv(x)/dx$
- drain-source current: $i_D = -i = \int_0^L i_D dx$
where $v(0) = 0$ at $x = 0$ and $v(L) = v_{DS}$ at $x = L$
 $i_D = \mu_n C_{ox} (W/L) [(V_{GS} - V_{to}) v_{DS} - \frac{1}{2} v_{DS}^2]$

EEE331 Analogue Electronics

Lecture 5

EEE331 Analogue Electronics

Derivation of MOSFET output characteristic

in the saturation region: $i_D \approx \frac{1}{2} \mu_n C_{ox} (W/L) (V_{GS} - V_{to})^2$

differentiating yields transconductance:

$$g_m = di_D/dV_{GS} = \mu_n C_{ox} W/L (V_{GS} - V_{to}) = 2i_D/V_{ov}$$

is much lower than for BJTs,

as i_D is usually up to a few A, while $V_{ov} = V_{GS} - V_{to} = 0.2 - 0.5V$.

Hence, use the ratio i_D/V_{ov} as operational design parameter.

EEE331 Analogue Electronics

Lecture 5


Biasing of a MOSFET

- bad idea: fixing V_{GS}
 i_D depends on a number of parameters that vary from device to device (V_{to} , C_{ox} , sometimes also W/L) and strongly depend on the temperature (V_{to} and μ_n)
- good idea: fixing V_G and connecting a resistance parallel to source
 Connecting a resistor R_S to the source yields $V_G = V_{GS} + R_S i_D$, i.e. a negative feedback that stabilises i_D , analogous to emitter degeneracy in BJTs
- less good: using a drain-to-gate resistor R_G . This yields $V_{GS} = V_{DS} = V_{DD} - R_D i_D$, i.e. also negative feedback that stabilises i_D , but the output voltage swing would be limited
- best: use current mirrors to provide constant current source, e.g. for a 2-MOSFET current mirror: $i_{D2}/i_{REF} = i_{D2}/i_{D1} = (W_2/L_2)/(W_1/L_1)$


aspect ratio as layout design parameter

Example of a typical MOSFET circuit: centroid layout

- The circuit is a differential amplifier, as the source electrodes are connected to a common current source and the diff. signals are fed into opposite base electrodes.
- Problem: diff. amplifiers are very sensitive to any mismatch between the two signal paths, which would increase the common-mode and decrease the diff. mode signal.




- Solution: replace single transistors by pairs of transistors at opposite positions on the substrate to eliminate linear process gradients, such as variations of t_{ox} , that can be decomposed into x- and y- components.
- Disadvantage: longer lines for cross-connection



Body effect in MOSFETs

- problem: substrate acts as 4th terminal (called body) which results in another pn-junction between the induced channel and the substrate
- substrate is usually common to many MOSFETs within a device and connected to most negative [positive] supply voltage in NMOS [PMOS], hence resulting reverse bias V_{SB} between source and body (in NMOS) will affect device operation by widening the depletion region and reducing the channel depth, so that V_{GS} has to be increased to maintain constant operation conditions and keep i_D constant.

Mid frequency behaviour of MOSFET common source (CS) amp.



general CS amplifier circuit (left) and small signal equiv. circuit (right)

at input: $i_G=0$, $R_{in}=R_G$, $v_i=v_{sig} R_G/(R_G+R_{sig}) \approx v_{sig}$ (for large R_G)

at output: $v_o=-g_m v_{GS} (r_o || R_D || R_L)$

hence voltage gain of signal to load: $G_{mid} = v_o/v_{sig} = -R_G/(R_G+R_{sig}) g_m(r_o || R_D || R_L)$

High frequency behaviour of MOSFET common source (CS) amp.

now take capacitors into account to obtain voltage gain of signal to load:

$$G_{\text{high}} = V_o/V_{\text{sig}} = \underbrace{-R_G/(R_G + R_{\text{sig}})}_{G_{\text{mid}}} \underbrace{g_m(r_o || R_D || R_L)}_{\times \text{frequency dependence}} \underbrace{1/(1 + j\omega/\omega_H)}_{\times \text{frequency dependence}}$$

where

$$\omega_H = 1 / \{ (R_G || R_{\text{sig}}) (C_{\text{GS}} + C_{\text{GD}} [1 + g_m(r_o || R_D || R_L)]) \}$$

is the high frequency 3dB-bandlimit

Gate capacitance and high frequency behaviour of MOSFETs

Gate capacitance can be modelled by three capacitances C_{GS} , C_{GD} and C_{GB}

- MOSFET is **cut off**: channel disappears, thus

$$C_{\text{GS}} = C_{\text{GD}} = 0, \text{ but } C_{\text{GB}} \approx WLC_{\text{ox}}$$

- MOSFET operates in **triode region** with small v_{DS} : channel will be uniform in depth and total gate capacitance WLC_{ox} is distributed equally between source and drain ends:

$$C_{\text{GS}} = C_{\text{GD}} = \frac{1}{2} WLC_{\text{ox}}$$


- MOSFET operates in **saturation** where the channel has a tapered shape and is pinched off near the drain, so

$$C_{\text{GD}} = 0, C_{\text{GS}} \approx \frac{2}{3} WLC_{\text{ox}}$$

Note: An additional small capacitance component should be added to C_{GS} and C_{GD} in all above equations due to **spatial overlap of regions where source and drain diffusion extend slightly under the oxide gate**, typically <10%


Gate capacitance and high frequency behaviour of MOSFETs

Hybrid- π model for small high-frequency signals of MOSFET




Gate capacitance and high frequency behaviour of MOSFETs

Hybrid- π model for small high-frequency signals of MOSFET



Gate capacitance and high frequency behaviour of MOSFETs

Hybrid- π model for small high-frequency signals of MOSFET



inject test current at gate: $i_i = j\omega(C_{GS} + C_{GD})V_{GS}$

output current at drain: $i_o = g_m V_{GS} - j\omega C_{GD} V_{GS} \approx g_m V_{GS}$

short-circuit current gain: $i_o/i_i \approx g_m/[j\omega(C_{GS} + C_{GD})]$

unity gain at frequency

$$f_T = g_m/[2\pi(C_{GS} + C_{GD})] = i_D/[\pi V_{ov}(C_{GS} + C_{GD})]$$


Bode plots, part 1: double logarithmic frequency plots

voltage gain:

$$G = V_o/V_i$$

definition:

$$\text{gain [dB]} = 20 \log_{10} G$$



example:

simple RC-network (filter)

consider sinusoidally driven RC circuit and its phasor diagram:

$$V_R = IR$$

$$V_C = I/(j\omega C) = -jI/(\omega C)$$

$$\rightarrow \text{circuit impedance: } Z = R + 1/(j\omega C)$$

$$\rightarrow \text{transfer function: } T = V_o/V_i = V_R/(V_R + V_C) = R/[R + 1/(j\omega C)] = 1/[1 - j(\omega_c/\omega)]$$


$$\text{with cut-off frequency } \omega_c = 1/(RC)$$

$$\rightarrow \text{amplitude: } |T| = 1/\sqrt{1 + (\omega_c/\omega)^2}$$

$$\text{phase angle: } \angle T = \tan^{-1}(\omega_c/\omega)$$

EEE331 Analogue Electronics

Bode plots, part 1: double logarithmic frequency plots



1. $\omega \ll \omega_c$: $T = j\omega / \omega_c$
 $|T|_{dB} = 20(\log \omega) - 20 \log \omega_c$ is a linear function of $\log \omega$
with slope of +20dB/decade (6dB/octave), $\angle T = 90^\circ$
1. $\omega = \omega_c$: $T = 1/(1-j)$, $|T| = 1/\sqrt{2} \approx -3\text{dB}$, $\angle T = 45^\circ$
2. $\omega \gg \omega_c$: $T = 1$, $|T| = 0\text{dB}$, $\angle T = 0^\circ$

example:

simple RC-network (low-pass filter: $|T| \leq 1$)

consider sinusoidally driven RC circuit and its phasor diagram:

$$V_R = IR$$

$$V_C = I/(j\omega C) = -j I/(\omega C)$$

-> circuit impedance: $Z = R + 1/(j\omega C)$

$$\text{-> transfer function: } T = V_o/V_i = V_R/(V_R + V_C) = R/[R + 1/(j\omega C)] = 1/[1 - j(\omega_c/\omega)]$$

$$\text{with cut-off frequency } \omega_c = 1/(RC)$$


$$\text{-> amplitude: } |T| = 1/\sqrt{1 + (\omega_c/\omega)^2}$$

$$\text{phase angle: } \angle T = \tan^{-1}(\omega_c/\omega)$$

EEE331 Analogue Electronics

Bode plots, part 2: typical amplifier gain curve

capacitively coupled
common-source amplifier



Bode plot of the three main
frequency bands that dominate
the frequency response

3dB bandwidth (BW) = $f_H - f_L \approx f_H$
can be traded off against gain,
as their product is approx.
constant.

