# **Project: Snake Game via VGA**

Members : Lama Imam, Ayeza Nasir, Hamna Jamil, Ali Raza

# **Progress Report**

# Sections:

- 1. Introduction and Game specifics
- 2. Overall Game Flowchart
- 3. FSM design
- 4. Game Modules
- 5. Game Top Diagram
- 6. Vivado implementation
- 7. Contributions

# Introduction and Game specifics:


For our final project deliverable for the course Digital Logic Design, we created the classic single- player "Snake" game based on existing snake game architectures using basys 3 fpga board implementation on Xilinx Vivado. The player controls a snake head, presenting a snake of length one unit, on a bordered plane using the up, down, right and left push buttons of the FGPA board and has to pass through a dot, representing prey. Each time it passes through a dot (or eats the prey), another unit will be added to the length and the player will get one point. The player loses when the snake runs into the screen border. After the player loses or his score reaches nine the screen resets indicating game is over and the player's final score is displayed on the 7 segment display.

Our game will be displayed on Vga monitor and our input peripheral are external push buttons connected to the push buttons of the fpga board.

Here is a screenshot of our game display blue border and green 1 unit snake head shown:



# Overall Game flowchart:



# FSM design:

### FSM 1:

This Fsm is a Moore Machine since output depends on current state only.

As the snake eats its prey, it generates another prey to be eaten.

The modules that execute this FSM are snake\_body, random\_prey and Prey modules.

Reset screen=00000

1st prey generated=00001

1st prey eaten=00010

2nd prey generated=00011

2nd prey eaten=00100

3rd prey generated=00101

3rd prey eaten=00110

4th prey generated=00111

4th prey eaten=01000

5th prey generated=01001

5th prey eaten=01010

6th prey generated=01011

6th prey eaten=01100

7th prey generated=01101

7th prey eaten=01110

8th prey generated=01111

8th prey eaten=10000


9th prey generated=10001

9th prey eaten=10010

Table 1:

Present State	Next state
00000	00001
00001	00010
00010	00011
00011	00100
00100	00101
00101	00110
00110	00111
00111	01000
01000	01001
01001	01010
01010	01011
01011	01100

01100	01101
01101	01110
01110	01111
01111	10000
10000	10001
10001	10010
10010	00000



### FSM 2:

4 states: Movement in left / right / up / down direction in default speed. Changes according to the button input signal .

The FSM is a Mealy machine since output depends on the current state and the current button input.

The modules executing this fsm are the controller module and snake\_body module.

I=001

r=010


u=011

d=100

Table 2:

Present State	Next State			Button Input	
	r	ı	u	d	
010	1	0	0	0	010
010	0	1	0	0	001
010	0	0	1	0	011
010	0	0	0	1	100
001	1	0	0	0	010

001	0	1	0	0	001
001	0	0	1	0	011
001	0	0	0	1	100
011	1	0	0	0	010
011	0	1	0	0	001
011	0	0	1	0	011
011	0	0	0	1	100
100	1	0	0	0	010
100	0	1	0	0	001
100	0	0	1	0	011
100	0	0	0	1	100



### FSM 3:

For good collision: When the snake head collides with a prey (randomly generated), score will be incremented until it reaches a maximum score of 9. After that, screen resets.


For bad collision: When the snake head collides with the border, the game will be over and screen resets.

The FSM is a Mealy machine as its output depends on the current state as well as the current input, i.e next state.

To implement this Fsm we designed the snake\_body and collision modules.

Present State	Next State		
(score)	<u>Snake</u>	<u>Border</u>	
	1	<u>0</u>	
0000	0001	0000	
0001	0010	0000	
0010	0011	0000	
0011	0100	0000	
0100	0101	0000	
0101	0110	0000	

0110	0111	0000
0111	1000	0000
1000	1001	0000
1001	0000	0000



#### **Explanation:**

A prey(apple) will be randomly generated by default on screen and the snake will be in movement with its default set speed from its chosen coordinates (position initially in the play area).

Once the snake eats the apple as in (collision of snake head with randomly generated point) occurs the snake will grow by a unit, and another apple will be generated.

This will be repeated 9 times till the snake reaches a length of 9 units and the player wins the game.

If before this the snake hits the border the game will be over.

This will be a total of 5 other states 3 of which will repeat the procedure carried out in state 2, and 1 state we enter if the snake head collides with the border which results in game over. Otherwise we enter a state where score is displayed and the game is won.

To implement all above described Fsms in their entirety we designed the top module which calls all modules specifically designed for each Fsm.

# Game Modules:

Module name: v\_counter


**Description:** Takes 1 bit clock signal and enable\_v which is the output trig\_v from h-count and outputs v\_vount.At every positive edge of the clock.

```
Package
          × Device
                     × v_counter.v *
                                      × Clks Generator.v
                                                             h counter.v
C:/Users/an05918/Desktop/project_1/project_1.srcs/sources_1/new/v_counter.v
Q
      'timescale 1ns / 1ps
 1
 3  module v_counter(clk,enable_v,v_count);
       input clk;
 4
 5
       input enable_v;
       output [9:0] v_count;
       reg [9:0] v count;
 8
       initial v_count=0;
 9
       always @ (posedge clk)
10
11 !
        begin
12 0
           if (enable v==1)
13 🖯
              begin
14 ⊖
                if (v count <= 523)
15 ⊖
                  begin
16
                       v_count <= v_count + 1;</pre>
17 🖯
                  end
18
                clse
19 🖯
                  begin
20 !
                  v_count <= 0;
21 🖨
                   end
22 0
23
          end
24 endmodule
```

#### Link to eda playground module design and testbench:


https://edaplayground.com/x/DY46

#### Snippet of output log window that verifies functionality:



Module name : h\_counter


**Description**: Takes 1 bit clk input (25mhz) and outputs a 10 bit h\_count signal and 1 bit trig\_v signal. At every positive edge of the clock.



#### Link to eda playground module design and testbench:

https://edaplayground.com/x/6Ww5

#### Snippet of output log window that verifies functionality:



# Module name :Clks\_Generator

**Description:** Takes 100 mhz clock as input and outputs two clocks 25 mhz clk\_d and 25hz updateclock .

```
Package × Device × v_counter.v * × h_counter.v × Clks_Generator.v
C:/Users/an05918/Desktop/project_1/project_1.srcs/sources_1/new/Clks_Generator.v
Q 📓 🛧 🥕 🐰 🖺 🛍 🗶 // 🎟 🔉
 1 'timescale 1ns / 1ps
 2 module Clks Generator (
    input clk,
        output reg updateclock, clk_d);
 6
        reg [21:0] count;
        reg q;
 8
 9 🖯
       always@(posedge clk)
10 0
      begin
11 ;
            count <= count + 1;
12 🖯
           if(count == 2000000)
13 🛱
14 |
               updateclock <= ~updateclock;
15 :
               count <= 0;
                                   output reg
160
           end
17 0
18
19
20 🖯
       always@(posedge clk)
     begin
21 🖯
22 :
           q <= ~q;
23 ;
           clk_d <= q;
24 🖨
        end
25
26
27 endmodule
```

#### Link to eda playground module design and testbench for 25Mhz clock, clk\_d:

https://edaplayground.com/x/Hhid

#### Snippet of output log window to verify functionality:

```
< Share

    Log

# //
# // Copyright 1991-2020 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.clk_div(fast)
# vsim -voptargs=+acc=npr
# run -all
                     0clk = 0, rst = 0, clk_d = x
#
                    10clk = 1, rst = 0, clk_d = 0
#
                    20clk = 0, rst = 1, clk_d = 0
#
                    30clk = 1, rst = 1, clk_d = 1
#
                    40clk = 0, rst = 1, clk_d = 1
#
                    50clk = 1, rst = 1, clk_d = 0
#
                    60clk = 0, rst = 1, clk_d = 0
#
                    70clk = 1, rst = 1, clk_d = 1
#
                    80clk = 0, rst = 1, clk_d = 1
#
                    90clk = 1, rst = 1, clk_d = 0
#
                   100clk = 0, rst = 1, clk_d = 0
#
                   110clk = 1, rst = 1, clk_d = 1
# ** Note: $finish
                       : testbench.sv(18)
     Time: 120 ns Iteration: 0 Instance: /tb
# End time: 04:30:14 on Dec 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Done
```

#### Link to eda playground module design and testbench for 25hz clock, updateclock:

https://edaplayground.com/x/Agbc

#### Snippet of output log window to verify functionality:

```
    Log

           < Share
# // Copyright 1991-2020 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.updateclk(fast)
# vsim -voptargs=+acc=npr
# run -all
                    0clk = 0,updateclock = x, count=
#
                    10clk = 1,updateclock = 1, count=
#
                    20clk = 0,updateclock = 1, count=
#
                    30clk = 1,updateclock = 0, count=
#
                    40clk = 0,updateclock = 0, count=
                                                           1
#
                                                           2
                    50clk = 1,updateclock = 0, count=
#
                    60clk = 0,updateclock = 0, count=
                                                           2
#
                    70clk = 1,updateclock = 0, count=
                                                           3
#
                    80clk = 0,updateclock = 0, count=
                                                           3
                    90clk = 1,updateclock = 0, count=
# ** Note: $finish
                      : testbench.sv(15)
     Time: 100 ns Iteration: 0 Instance: /tb
# End time: 08:45:11 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Done
```

Module name: vga\_sync

**Description**: The vga\_sync module generates timing and synchronization signals it takes h\_count and v\_count as input.

2 of its outputs are the h\_sync and v\_sync signals that are connected to the VGA port to control the horizontal and vertical scans of the monitor in a transverse manner.

Another output is the video\_on signal indicating whether the current targeted pixel is in the displayable region. It is asserted only when the h\_count is smaller than 640 and v\_count is smaller than 480.

The last two outputs are x\_loc (the location of pixel x) y\_loc (the location of pixel y) signals. The x\_loc and y\_loc specify the location of the current pixel and can be obtained from h\_count and v count

```
× vga_sync.v * × v_counter.v * × h_counter.v
C:/Users/an05918/Desktop/project_1/project_1.srcs/sources_1/new/vga_sync.v
Q 💾 🛧 🥕 🐰 🖺 🛍 🗶 // 🖩 🗘
     'timescale 1ns / 1ps
2 module vga_sync(
     input [9:0] h_count,
      input [9:0] v_count,
     output h sync,
     output v_sync,
    output [9:0] x_loc,
      output [9:0] y_loc
9
10 );
     // horizontal
11
12
     localparam HD = 640;
     localparam HF =16:
13
14
     localparam HB =48;
15
      localparam HR =96;
16
      // vertical
      localparam VD=480;
18
      localparam VF=10;
19
     localparam VB=33;
20
     localparam VR=2;
21
22
     assign h_sync=~((h_count>=HD+HF) && (h_count<HD+HF+HR));
23
     assign v sync=~((v count>=VD+VF) && (v count<=491));
24
25
      // keep X and Y bound within the active pixels
26
      assign x_loc = h_count;
     assign y_loc = v_count;
27
28
29
     assign video_on = (h_count<640) &&(v_count<480);
31
32 @ endmodule
```


Link to eda playground module design and testbench for vga\_sync:

https://edaplayground.com/x/ZqAW

### Snippet:

Greenblock signifying snakehead in the initial stage as the game begins.

Red block signifying the prey.



Module name: Controller

**Description:** This module corroborates the movement of the snake in accordance with the assigned key.

```
Package × Device × vga_sync.v *
                                × Controller.v × v_counter.v *
C:/Users/an05918/Desktop/project_1/project_1.srcs/sources_1/new/Controller.v
Q III ← → X III III Q
 1 'timescale 1ns / 1ps
 2 module Controller(
       input 1, r, u, d, h,
 3 1
 4
       output reg [2:0] direction,
       output reg reset =0);
 6
 7 0
     always@(l,r,u,d,h)
 8 🖯 begin
 9 🖯
       if(h)
10 0
            begin
11 ;
                reset = 1;
12 !
                direction =3'b111;
13 end
14 |
       else
15 🖯
                begin
16
               reset =0 ;
17 ♀
                if(~1)
18 1
               direction = 3'b001;
19
20 ⊖
                 else if (~r)
21 |
               direction = 3'b010;
22
23 👨
                 else if (~u)
24
                direction = 3'b011;
25 🖨
                 else if (~d)
                direction = 3'b100;
26 !
27 !
                else
28 🖨
                direction <= direction;
29 🖯
30 🖨 end
31 endmodule
```

Link to eda playground module design and testbench for Controller:

https://edaplayground.com/x/a5d5

Snippet of output log window to verify functionality:

```
    Log

    Share

# // Questasim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.Controller(fast)
# vsim -voptargs=+acc=npr
# run -all
#
                      0clk = 0, l=x, r=x, u=x, d=x, direction=xxx
#
                     10clk = 1, l=x, r=x, u=x, d=x, direction=xxx
                     20clk = 0, l=1, r=0, u=0, d=0, direction=xxx
#
#
                     30clk = 1, l=1, r=0, u=0, d=0, direction=001
                     40clk = 0, l=0, r=1, u=0, d=0, direction=001
#
#
                     50clk = 1, l=0, r=1, u=0, d=0, direction=010
#
                     60clk = 0, l=0, r=0, u=1, d=0, direction=010
                     70clk = 1, l=0, r=0, u=1, d=0, direction=011
#
#
                     80clk = 0, l=0, r=0, u=0, d=1, direction=011
#
                     90clk = 1, l=0, r=0, u=0, d=1, direction=100
                    100clk = 0, l=0, r=0, u=0, d=1, direction=100
#
# ** Note: $finish
                       : testbench.sv(19)
     Time: 110 ns Iteration: 0 Instance: /tb
# End time: 04:24:20 on Dec 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Done
```

# Module Name: random\_prey

**Description:** In our game, the snake eats the prey to grow larger. We made a pseudo-random coordinate generating module to generate prey in a random part of the screen when the game starts, and when the snake collides with prey.

```
Package × Device × vga_sync.v* × Controller.v × v_counter.v* × h_counter.v × Clks_Generator.v
                                                                                          × random_prey.v
C:/Users/an05918/Desktop/project_1/project_1.srcs/sources_1/new/random_prey.v
Q 🕍 🛧 🧦 🐰 🖺 🛍 🗶 // 🞟 🔉
  'timescale 1ns / 1ps
2 module random_prey(
       input clk_d, updateclock,
       output reg [9:0] rand X= 70,
       output reg [8:0]rand_Y=90);
8 always@ (posedge clk_d)
9 🖯
10
       rand_X= rand_X +30;
      if(rand_x >= 570)
          begin
13
          rand x = 40;
14 🖯
          end
15 🖨
       end
16
17 🖯 always 0 (posedge updateclock)
18 🖯
       begin
19
       rand Y=rand Y+20 ;
       if(rand_Y >= 400)
20 ⊖
21 🖯
           begin
          rand_Y = 40 ;
23 🖨
          end
24 🖨
      end
26 endmodule
```

# Module Name: Prey

**Description:** This module calls random\_prey module and collaborates the collision and regeneration of random prey on the screen .

```
Package × Device × vga_sync.v * × Prey.v * × Controller.v × v_counter.v * × h_counter.v × Clks_Generator.v
C:/Users/an05918/Desktop/project_1/project_1.srcs/sources_1/new/Prey.v
Q 🕍 🐟 🧦 🐰 🖺 🛍 🗶 // 🖩 🔉
     'timescale 1ns / 1ps
 2 module Prey(
         input clk_d,
         input good_collision,
         input start,
        input wire [9:0] xCount,
        input wire [9:0] yCount,
        input updateclock,
        output reg prey);
        reg [9:0] PreyX;
10
11
        reg [8:0] PreyY;
12
        reg prey_in_x;
13
        reg prey_in_y;
14
        wire [9:0] rand X;
15 |
16 |
17 |
        wire [8:0] rand Y;
      random_prey r1(clk_d,updateclock, rand_X, rand_Y);
17  always@(clk_d)
18  begin
19 ⊕
            if (good_collision) ...
24 🕀
            if(~start)...
29 🖨
30 👨
         end
      always @ (posedge clk_d)
31 ⊖
       begin
32 1
         prey_in_x <= (xCount > PreyX && xCount < (PreyX + 10));
         prey_in_y <= (yCount > PreyY && yCount < (PreyY + 10));</pre>
33
            prey = prey_in_x && prey_in_y;
34 !
        end
35 🖨
36 endmodule
37
38
39
```

Module Name: snake\_body

**Description:** This module increments and manages the length of the snake body as it collides with prey and elongates. It initially begins as a singular unit as in the snake head and grows as it eats.

Controller module has been called in this module.

```
ackage × Device × vga_sync.v* × Prey.v* × top.v* × Controller.v × v_counter.v*
C:/Users/an05918/Desktop/project_1/project_1.srcs/sources_1/new/snake_body.v
Q 📓 🛧 🥕 🐰 🖺 🟗 🗶 // 🎟 🔉
2 module snake_body(
       input updateclock,
       input start,
       input clk_d,
       input wire [9:0] xCount,
       input wire [9:0] yCount,
       input 1.
       input r,
10
       input u,
       input d,
        input h,
input wire [4:0] size,
14
       output reg snakeHead,
15
       output reg snakeBody);
16
       wire reset ;
18
      reg [9:0] snakeX[0:31];
19
       reg [8:0] snakeY[0:31];
       reg [9:0] snakeHeadX;
20
       reg [9:0] snakeHeadY;
       integer count1, count2, count3;
23
       wire [2:0] direction;
24
25
     Controller c1(l,r,u,d,h, direction, reset);
26  always@(posedge updateclock)
       begin
28 🖨
       if (start)
```

```
29 🖨
             if(direction != 3'b111)begin
30 ⊖
31 ⊖
             for (count1 = 31; count1 > 0; count1 = count1 - 1)
32 🖨
                 begin
33 ⊜
                      if(count1 <= size - 1)
34 🖨
                     begin
35 |
                          snakeX[count1] = snakeX[count1 - 1];
                         snakeY[count1] = snakeY[count1 - 1];
37 🖨
38 🖨
                 end
39 ⊖
                 end
40 🖯
           case (direction)
               3'b001: snakeY[0] <= (snakeY[0] - 10);
                3'b010: snakex[0] <= (snakex[0] - 10);
3'b011: snakex[0] <= (snakex[0] + 10);
3'b100: snakex[0] <= (snakex[0] + 10);
3'b111:begin snakex[0] <= snakex[0];
42
43
45 🖨
                 snakeY[0] <= snakeY[0]; end</pre>
47 🖨
                 endcase
48 🖨
            end
49 |
         else if(~start)
         begin
51 😓
             for(count3 = 1; count3 < 32; count3 = count3+1)
52 (5)
53 |
54 |
                 begin
                 snakeX[count3] = 700:
                 snakeY[count3] = 500;
55 🖨
                 snakex[0] = 300;
snakex[0] = 300;
56
58 🖨
         end
60 | end
60 ;
61 🖯
        always@(posedge clk_d)
62 🛡
          begin
63
64
             snakeBody =0 ;
65
66 🖯
            for(count2 = 1; count2 < size; count2 = count2 + 1)
67 🖯
             begin
 68
                  if(snakeBody ==0)
                snakeBody = ((xCount > snakeX[count2] && xCount < snakeX[count2]+10) && (yCount > snakeY[count2] && yCount < snakeY[count2]+10));</pre>
 70 🖨
 71
 72
         end
end
 73 🖨
74 0
 75
 76
 77
 78 €
        always@ (posedge clk d)
 79 🖨
         begin
80
              snakeHead = (xCount > snakeX[0] && xCount < (snakeX[0]+10)) && (yCount > snakeY[0] && yCount < (snakeY[0]+10));</pre>
81 🖨
82
84 endmodule
```

#### Module name: collision

**Description:** There are 2 types of cases when collision occurs, as in good collison where the snakehead collides with the prey resulting in incrementing the snake body length. On the other hand if it is a bad collison, meaning that the snake head has collided with the border, then the screen is reset and the current score displayed.

This module calls the snakebody and prey module within itself.

```
'timescale 1ns / 1ps
2 module collision(
       input border,
        input clk_d,
        input updateclock,
       input start,
        input wire [9:0] xCount,
        input wire [9:0] yCount,
        input 1,
10
        input r,
        input u,
12
        input d,
        input h,
14
15
        output wire snakeHead,
16
        output reg GameOver,
output wire prey,
18
        output reg[6:0] seg1,
19
       output reg[6:0] seg2);
20
21
22
      reg good_collision, bad_collision;
       reg azab = 1;
       reg [4:0] size =1;
25
      snake_body s1(updateclock,start,clk_d,xCount,yCount,l,r,u,d,h,size,snakeHead,snakeBody);
26
      Prey p1(clk_d,good_collision,start,xCount,yCount,updateclock,prey);
27
28
        reg lethal, nonLethal;
29 0
        always @ (posedge clk_d)
30 白
          lethal = (border|| snakeBody) && snakeHead ;
31 🖨
      always @ (posedge clk d)
          nonLethal = prey && snakeHead && azab;
```

```
35 ;
        wire [4:0] check_size;
36
        assign check_size = (size-1);
       always @ (check_size)
37 🖨
        begin
38 ⊖
         if(check_size<=9)
39 🖨
             seg2 <= ~7'b0111111;
40
41 ⊖
         else if(check_size[4:3] ==2'b01)
            seg2 <= ~7'b0000110;
42 1
43
44 🖯
         else if(check_size[4:3] ==2'b10)
            seg2 <= ~7'b1011011;
45
46
47
              seg2 <= ~7'b1001111;
48 🖨
49
50 ⊖
       case (check_size[3:0] )
         0 : seg1 <= ~7'b01111111;
1 : seg1 <= ~7'b0000110;
51
52
          2 : seg1 <= ~7'b1011011;
53
54
          3 : seg1 <= ~7'b1001111;
          4 : seg1 <= ~7'b1100110;
5 : seg1 <= ~7'b1101101;
55
56
57 !
          6 : seg1 <= ~7'b11111101;
          7 : seg1 <= ~7'b0000111;
8 : seg1 <= ~7'b1111111;
58
59
          9 : seg1 <= ~7'b1101111;
60
61
           default : seg1 <= ~7'bX;
      endcase
62 🖨
63
64 🖨
      end
65 🖯 always @ (posedge clk_d)
66 ⊖
     if(nonLethal) begin
       good_collision<=1;
67
68
        size = size+1;
69
        azab=0 ;
      end
70 A
      else if (~start)
72
        size = 1;
73 !
      else
74 🖨
       begin
75 !
         good_collision=0; azab =1;
76 🖨
77 always @ (posedge clk_d)
      if(lethal)
78 ♀
79 !
         bad_collision=1;
80
       else
81 🖨
         bad collision=0;
82 always @ (posedge clk_d)
83 🖨
      if (bad_collision)
84
        GameOver<=1;
85 🖨
      else if (~start)
86 🖨
        GameOver=0;
87 endmodule
```

#### Link to eda playground module design and testbench:

https://edaplayground.com/x/DMeH


# Module Name: top

**Description:** This is the main module within which the h\_count , v\_count , vga\_sync and collisions module has been called. This module is essential to how our game operates and overlooks the collaboration of all the separate modules to ensure the game works according to the flowchart.


# **Testbench for Top module:**

```
Package × Device × vga_sync.v* × Prey.v* × top.v* × Controller.v × v_counter.v* × h_counter.v × Cll
C:/Users/an05918/Desktop/project_1/project_1.srcs/sim_1/new/testbench_vga.v
Q 📓 🐟 🧦 🖺 🖺 🗶 // 🖩 🔉
 1 🖯 'timescale 1ns / 1ps
 2 module testbench_vga();
 3
      reg clk = 0;
 4
      reg[15:0] simtime =16'd5;
      reg 1, r, u, d, h;
      reg start;
 7
      wire hsync;
 8
      wire vsync;
 9
      wire clk d;
10
      vire [3:0] red;
11
      wire [3:0] green;
12
      wire [3:0] blue;
13
      wire blank_n;
14
      wire [6:0] seg1, seg2;
15 ;
     integer file ID;
16
17
      top tl(start,clk,clk d, red, green, blue, hsync, vsync, blank n,l,r,u,d,h ,seg1,seg2);
18 initial
19 🖨
       #10 file_ID = $fopen("output_log_file.txt", "w");
20 🖨 always
21 🖨
       #5 clk = ~clk;
22 0
      initial begin
       #50000000 $fclose(file_ID);
#10 $finish;
23
24
25 end
26 always @ (posedge clk_d)
27 🖨
       Sfwrite(file ID, "%05d ns: %b %b %b %b %b\n", Srealtime, hsync, vsync, red, green, blue, l, r, u, d);
28 endmodule
```

# Game Top diagram:



### **Vivado Implementation:**



#### **Contributions:**

#### Ayeza Nasir

I designed the overall Game Flow-Chart Design, Prey module, Snake\_body module, Collision module and Vivado implementation of above mentioned modules as well as the documentation of above mentioned parts in this report.

#### Lama Imam

I designed the Vga\_sync module that generates horizontal and vertical syncs as well the main Top module implementing our game and tying in all modules together. I also designed the testbench. I did the vivado implementation of modules mentioned before as well as their documentation in this report. I also designed the overall top diagram of our game showcasing all our modules and how they connect.

#### Hamna Jamil

I designed the random\_prey module and did its vivado implementation. I also did the complete design, states definition and state diagram for our 3 game FSMs as well the documentation of above mentioned modules in this report.

#### Ali Raza

I designed the Clk generator module, H\_counter module and V\_counter module as well as their vivado implementations. I also made the final version of our Milestone 1 report.