

DSD


22 April 2017

CSE 3109

Digital System Design

Book

Digital Logic and Computer Design - M. Morris Mano




D. M. Anisuzzaman

rajon99@gmail.com

7B04 → 9A05 (LAB room shifted)

23 April 2017

PLA (Programmable Logic Array)



* Two simplified functions are given below. Show all the steps required for their PLA implementation.

$$F_1(A, B, C) = \sum(4, 5, 7)$$

$$F_2(A, B, C) = \sum(3, 5, 7)$$

$$F_1 = AB' + AC$$



$$F_2 = AC + AB$$

POOF

(a) Truth Table

A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

(b) map simplification



$$F_1 = AB' + AC$$

$$F_2 = AC + BC$$

• (Complement)

c) PLA Program table:

Product terms	Inputs			Outputs	
	A	B	C	F_1	F_2
AB'	1	1	0	—	1
AC	2	1	—	1	1
BC	3	—	1	1	—
				T	T
					T/C

* Common term at output (1) ~~is opposite to T~~

* (1) at output T was Opposite to
C (complement).

Example 5-6

A combinational circuit is defined by the functions:

$$F_1(A, B, C) = \sum(3, 5, 6, 7)$$

$$F_2(A, B, C) = \sum(0, 2, 4, 7)$$

Implement the circuit with a PLA having 3 inputs, 4 product terms and two outputs.

Truth Table: (skip step 2nd)

(a) map simplification:

		BC	B'C'	B'C	BC	BC'
		A				
		A'				
		A				

$$F_1 = AC + BC + AB$$

		BC	B'C'	B'C	BC	BC'
		A	0	0	0	0
		A'	0	0	0	0
		A	0	0	0	0

$$F_1' = B'C' + A'B' + A'C'$$

		BC	B'C'	B'C	BC	BC'
		A	1	1	1	1
		A'	1	1	1	1
		A	1	1	1	1

$$F_2 = B'C' + A'C' + ABC$$

		BC	B'C'	B'C	BC	BC'
		A	0	0	0	0
		A'	0	0	0	0
		A	0	0	0	0

$$F_2' = B'C + A'C + ABC'$$

b PLA Program table

Product terms	Inputs			Outputs	
	A	B	C	F_1	F_2
$B'C'$	1	-	0	0	1
$A'C'$	2	0	-	0	1
$A'B'$	3	0	0	-	-
ABC	4	1	1	1	0
				C	T
					T/C

* Example - 5.31 (2) for last वाट शेमाइन।

* PLA खोज सकते. (ITB) Question must खोजते।

Q. PLA का क्या बना ? (Theory)


(3)

27 April 2017

Registers

Registers

A register is a group of binary storage cells suitable for holding binary information. A group of flip-flops constitutes a register, since each flip-flop is a binary cell capable of storing one bit of information. An n -bit register has a group of n flip-flops and is capable of storing any binary information containing n -bits.



4-bit register

Register is enabled as long as $CP=1$, when CP goes to 1, the input info is loaded into the register. If CP remains at 0, the content of the register is not changed.

Shift Registers:

A register capable of shifting its binary info either to the left or to the right is called a shift register. The logical configuration of a shift register consists of a chain of flip-flops connected in cascade, with the output of one flip-flop connected to the input of the next flip-flop. All flip-flops receive a common clock-pulse which causes the shift from one stage to the next.





fig. shift Register


Serial Transfer:



Block Diagram

The shift control input determines when and by how many times the registers are shifted. Suppose the shift registers have four bits each.

Timing Diagram



serial Transfer Example: (Logical Question arrangement)

Timing Pulse	shift Register A	shift Register B	Serial Output of B
Initial Value	1 0 1 ①	0 0 1 0	0
After T_1	1 1 0 1	1 0 0 1	1
" T_2	1 1 1 0	1 1 0 0	0
" T_3	0 1 1 1	0 1 1 0	0
" T_4	1 0 1 1	1 0 1 1	1

After the 4th shift, the shift control goes 0 and both register A and B have the value 1011.

B Read Only Memory (ROM)

A ROM is essentially a memory device in which a fixed set of binary info is stored. The binary info must first be specified by the user and is then embedded in the unit, to form the required interconnection pattern.





Fig: ROM block diagram

consider a 32×4 ROM. The unit consists of 32 words of 4-bit each. If the input address is 00000, word no. 0 is selected and it appears on the output line.



Logic construction of a 32×4 ROM

29 April 2017

④ Random-Access-Memory (RAM)

RAM is the place in a computer, where the operating system, application programs and data in current use are kept so that they can be quickly reached by the computer's processor.

Vs. Read Only-Memory (ROM)

ROM is a type of memory that is as fast as RAM, but has two important differences: It can't be changed, and it retains its contents even when the computer is shut off. It is generally used to start your computer up and load the OS.

④ RAM

Memory Unit:

Stores binary information in group of bits called words.

Q) Memory Word:

Group of 1's and 0's may represent a number, character(s), instruction or other binary information.

Most computer memories use words that are multiples of 8-bits (byte).




Fig: RAM block diagram




fig: RAM logic diagram


Each word in memory is assigned as address 0 up to $2^k - 1$ ($k = \text{no. of address lines}$)

Memory Address		Memory Content
Binary	Decimal	
0000000000	0	1111011101101111
0000000001	1	1010110111011101
:	:	:
:	:	:
111111110	1022	111101101111100
111111111	1023	0011001100001111

Content of a 1024×16 Memory

Random-Access-Memory (RAM)

Write and Read Operation:



To transfer a new word to be stored into memory:

- ① Apply the binary address of the word to address lines.
- ② Apply the data bits that must be stored in memory to the data input lines.
- ③ Activate the "Write" input.


To transfer a stored word out of memory:

- ① Apply the binary address of the word to the address lines.
- ② Activate the "Read" input.

Types :

RAM units are mainly available in 2 possible operating modes:-

Static and Dynamic



■ Static RAM (SRAM)

consists of internal latches that store the binary info. The stored info remains valid as long as power is applied to the unit.

■ Dynamic RAM (DRAM)

stores the binary info in the form of electric charges on capacitors provided by the MOS transistors.

The capacitors must be periodically recharged by refreshing of the dynamic memory every few milliseconds

Vs :

→ DRAM offers reduced power consumption, large integration of units on chip.

→ SRAM is faster, has shorter read and write cycles.
SRAM is used in cache.

Disadvantage: high power consumption, low density, expensive.

30 April 2017

ALU Design:




Fig : 4-bit ALU block diagram

(P.T.O)

front back

9-4

Design of Arithmetic Circuit

(xm → Lab no- ०३ अंकांग २१३)

Function Select	X	Y	Output	Function
S ₁ S ₀ C _{in}				
0 0 0	A	0	F = A	Transfer A
0 0 1	A	0	F = A + 1	Increment A
0 1 0	A	B	F = A + B	Add B to A
0 1 1	A	B	F = A + B + 1	Add B to A plus 1
1 0 0	A	B'	F = A - B - 1	Add 1's Complement of B to A
1 0 1	A	B'	F = A - B	Add 2's Complement of B to A
1 1 0	A	All 1	F = A - 1	Decrement A
1 1 1	A	All 1	F = A	Transfer A

Now,

$$X = A;$$

$$\begin{aligned}
 Y &= S_1' S_0 B + S_1 S_0' B' + S_1 S_0 \\
 &= S_0 B + S_1 B'
 \end{aligned}$$

 $S_2 = 0 \rightarrow \text{Arithmetic Mode}$
 $S_2 = 1 \rightarrow \text{Logic Mode}$

* C_n वर्ग मध्ये निलेण्यात "Z" वाचणे वाई final xm → 1
 Lab no- ०३ अंकांग २१३

* Design ~~कर्म~~ एलएल figure अंकाभूत अव वर्षा रहे।

04 May 2017

Effect of Output Carry

To investigate the effect of the output carry we expand the arithmetic circuit to n -bits so that $C_{out} = 1$, when the output of the circuit is equal to or greater than 2^n . An output carry of 1 after an addition operation denotes an overflow condition. The following table lists the conditions for having an output carry in the circuit.

Function Set			Arithmetic function	$Cout = 1$ if	Comments
S_1	S_0	Cin			
a) 0 0 0	$F = A$				$Cout$ is always 0
b) 0 0 1	$F = A + L$	$A = 2^n - 1$			$Cout = 1$ and $f = 0$ if $A = 2^n - 1$
c) 0 1 0	$F = A + B$	$(A+B) \geq 2^n$			Overflow occurs if $Cout = 1$
d) 0 1 1	$F = A + B + L$	$(A+B) \geq (2^n - 1)$			Overflow occurs if $Cout = 1$
e) 1 0 0	$F = A - B - L$	$A > B$			If $Cout = 0$, then $A \leq B$
f) 1 0 1	$F = A - B$	$A \geq B$			If $Cout = 0$, then $A < B$
g) 1 1 0	$F = A - L$	$A \neq 0$			$Cout = 1$ except when $A = 0$
h) 1 1 1	$F = A$				$Cout$ is always 1

Q. Describe the effect of Output Carry.

→ Table no - 1 with an example each.

* $A + B + Cin$

→ $A + 0 + 1$

$$\begin{array}{r}
 1 \ 1 \ 1 \ 0 \\
 0 \ 0 \ 0 \ 0 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \textcircled{1} \ 0 \ 0 \ 0 \ 0 \\
 0 \ 1 \ 1 \ 1 \ 1 \\
 \hline
 \end{array}$$

$$x = 1111$$

$$y = 0000$$

$$z = \underline{\quad\quad\quad}^1$$

$$\textcircled{1} 0000$$

* अमर्गुण Bit वाले योग किया। Cout = 1 रख।

$$x = 1010$$

$$y = 0101$$

$$z = \underline{\quad\quad\quad}^0$$

$$\textcircled{0}1111$$

$$* A + B' + 0$$

$$x = 1010$$

(10)

$$y = 1000$$

(-7)

$$z = \underline{\quad\quad\quad}^0$$


$$\textcircled{1} 0010$$

$A > B$

So, Cout = $\textcircled{1}$

06 May 2017

Design of Logic Circuit



(a) Logic Diagram

S ₁	S ₀	Output	Operation
0	0	$F_i = A_i + B_i$	OR
0	1	$F_i = A_i \oplus B_i$	XOR
1	0	$F_i = A_i B_i$	AND
1	1	$F = A_i'$	NOT

(b) Function Table

fig 9-11: One stage of logic circuit




Fig 9-12 : Combining logic and arithmetic circuits

11-p pt

Table 9-3: Logic operations in one stage of arithmetic circuits

$s_2 \ s_1 \ s_0$	$x_i \ y_i \ c_i$	$F_i = x_i \oplus y_i$	Operation	Required Operation
1 0 0	$A_i \ 0 \ 0$	$F_i = A_i$	Transfer A	OR
1 0 1	$A_i \ B_i \ 0$	$F_i = A_i \oplus B_i$	XOR	XOR
1 1 0	$A_i \ B_i' \ 0$	$F_i = A_i \odot B_i$	Equivalence	AND
1 1 1	$A_i \ 1 \ 0$	$F_i = A_i'$	NOT	NOT

* Design of Arithmetic Logic Unit (ALU)

The steps involved in the design of an ALU are as follows :

- ① Design the arithmetic section independent of the logic section.
- ② Determine the logic operations obtained from the arithmetic circuit in step 1, assuming that the input carries to all stages are 0.

③ Modify the arithmetic circuit to obtain the required logic operations.

Function Table of the ALU

Selection $S_2\ S_1\ S_0\ Cin$	Output	X_i	Y_i	Function
0 0 0 0	$F = A$	A	0	Transfer A
0 0 0 1	$F = A + 1$	A	0	Increment A
0 0 1 0	$F = A + B$	A	B	Addition
0 0 1 1	$F = A + B + 1$	A	B	Add with carry
0 1 0 0	$F = A - B - 1$	A	B'	Subtract with borrow
0 1 0 1	$F = A - B$	A	B'	Subtraction
0 1 1 0	$F = A - 1$	A	1	Decrement A
0 1 1 1	$F = A$	A	1	Transfer A
1 0 0 X	$F = A \cup B$	$A + B$	0	OR
1 0 1 X	$F = A \oplus B$	A	B	XOR
1 1 0 X	$F = A \cap B$	$A + B'$	B'	AND
1 1 1 X	$F = A'$	A	1	Complement A

* Logic always bit-by-bit or $a_i - a_j$, Cin \rightarrow sum

(Ans 1)

OR

$$\left\{ \begin{array}{l} F = x \oplus y \\ = (A + B') \oplus B' \\ = (A + B')' \cdot B' + (A + B') \cdot B \\ = A' \cdot B \cdot B' + AB + B' \cdot B \\ = AB \end{array} \right.$$

* "x" এই নমন logic operation দিয়ে-দিবে- Lab ওয়া—
method কর গত।

→ Proper Way : (Result) [Ultimate]

$$x_i = A_i + S_2 S_1 S_0' B_i + S_2 S_1 S_0 B_i'$$

$$y_i = S_0 B_i + S_1 B_i'$$

$$z_i = S_2' \text{Cin}$$

Problems

9-8, 10, 11, 12, 13, 16, 17 [Assignment]

* Amp \rightarrow 1

07 May 2017

Problem
9-17

$$x_i = A_i B_i + (s_2 s_1' s_0')' A_i + s_2 s_1 s_0' B_i$$

$$y_i = s_0 B_i + s_1 B_i' (s_2 s_1 s_0')'$$

$$z = s_2' c$$

Solⁿ: If $s_2 = 0$ then function reduce to \rightarrow

$$x = AB + A = A(B+1) = A \quad [\because B+1=1]$$

$$y = s_0 B + s_1 B'$$

$$z = c_i$$

when $(s_1 s_0) = (00)$,

$$x = A$$

$$y = 0$$

now, if $c_{in} = 0$

$$F = A$$

if $c_{in} = 1$

$$F = A+1$$

when, $(s_1 s_0) = (01)$;

$$x = A$$

$$y = B$$

now if $c_{in} = 0$

$$F = A+B$$

when, $(s_1 s_0) = (10)$;

if $c_{in} = 1$, then $F = A+B+1$

$$F = A+B+1 \quad (\text{qnd})$$

$$\begin{array}{l|l}
 x = A & \\
 y = B' & \\
 \text{now, if } C_{in} = 0 & \text{if } C_{in} = 1 \\
 F = A + B' & F = A + B' + 1
 \end{array}$$

when $(s_1, s_0) = (1, 1)$,

$$\begin{array}{l|l}
 x = A & \\
 y = B + B' = 1 \quad (\text{A} \oplus 1) & \\
 \text{now if } C_{in} = 0 & \text{if } C_{in} = 1 \\
 F = A - 1 & F = A
 \end{array}$$

when $s_2 = 1$, $x \oplus y$ operation will occur in each stage.

$$\begin{aligned}
 \text{Now if } (s_2, s_1, s_0) = (1, 0, 0) \\
 x &= AB + (1 \cdot 1 \cdot 1)' A + 1 \cdot 0 \cdot 0' B \\
 &= AB
 \end{aligned}$$

$$\begin{aligned}
 y &= 0 \cdot B + 0 \cdot B' (1 \cdot 0 \cdot 0')' = 0 \\
 &= AB \oplus 0 = AB = A \cap B
 \end{aligned}$$

if $(s_2 \ s_1 \ s_0) = (1 \ 0 \ 1)$,

$$\begin{aligned}x &= AB + (1 \cdot 1 \cdot 0)' A + 1 \cdot 0 \cdot 0 \cdot B \\&= AB + A = A(B+1) = A\end{aligned}$$

$$y = 1 \cdot B + 0 \cdot B' (1 \cdot 0 \cdot 0)' = B$$

$$F = A \oplus B$$

if $(s_2 \ s_1 \ s_0) = (1 \ 1 \ 0)$

$$\begin{aligned}x &= AB + (1 \cdot 0 \cdot 1)' A + 1 \cdot 1 \cdot 1 \cdot B \\&= AB + A + B \\&= A + B\end{aligned}$$

$$y = 0 \cdot B + 1 \cdot B' (1 \cdot 1 \cdot 1)' = 0$$

$$F = (A+B) \oplus 0$$

$$= A+B = A \cup B$$

if $(s_2 \ s_1 \ s_0) = (1 \ 1 \ 1)$

$$\begin{aligned}x &= AB + (1 \cdot 0 \cdot 0)' A + 1 \cdot 1 \cdot 0 \cdot B \\&= AB + A = A\end{aligned}$$

$$\begin{aligned}y &= 1 \cdot B + 1 \cdot B' (1 \cdot 1 \cdot 0)' \\&= B + B' = 1\end{aligned}$$

$$\begin{aligned}\therefore F &= A \oplus 1 \\ &= A \cdot 1' + A' \cdot 1 \\ &= A'\end{aligned}$$

So, the 12 function of the ALU \Rightarrow

	<u>Selection</u>				X	Y	Output F
	S_2	S_1	S_0	C_{in}			
1	0	0	0	0	A	0	A
2	0	0	0	1	A	0	$A+1$
3	0	0	1	0	A	B	$A+B$
4	0	0	1	1	A	B	$A+B+1$
5	0	1	0	0	A	B'	$A+B'$
6	0	1	0	1	A	B'	$A+B'+1$
7	0	1	1	0	A	$A \cup 1$	$A-1$
8	0	1	1	1	A	$A \cup 1$	A
9	1	0	0	X	$A \cdot B$	0	$A \cap B$
10	1	0	0	X	A	B	$A \oplus B$
11	1	1	0	X	$A+B$	0	$A \cup B$
12	1	1	1	X	A	1	A'

Quiz-1 [14.05.17] (Sunday)

Up to chapter-9

वडे Question - दोष मैंने

11 May 2017


J-K flip flop

T.T (Truth Table)

-	0	0	#id	0	0
-	0	1	Reset	0	0
,	1	0	Set	1	0
-	1	1	Toggle	0	1
-	1	1		1	0

Excitation Table


P.S	N.S	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0



T - flip flop

0 → Hold

1 → Toggle




Excitation Table

P.S	N.S	T
0	0	0
0	1	1
1	0	1
1	1	0

3-bit binary Counter

R.S			N.S		
A ₃	A ₂	A ₁	A ₃	A ₂	A ₁
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0



$$T_1 = 1$$

$$T_2 = A_1$$

$$T_3 = A_2 A_1$$

Q. Design a 4-bit / 5-bit counter or specify
the flip flop (निर्दिष्ट) दिये गए इन्हें पार्सा।

* Booth \rightsquigarrow "D-flip flop" (कर उसे कर 29)

with JK flip flop:

P.S			N.S								
A_3	A_2	A_1	A_3	A_2	A_1	J_3	K_3	J_2	K_2	J_1	K_1
0	0	0	0	0	1	0	x				
0	0	1	0	1	0	0	x				
0	1	0	0	1	1	0	x				
0	1	1	1	0	0	1	x				
1	0	0	1	0	1	x	0				
1	0	1	1	1	0	x	0				
1	1	0	1	1	1	x	0				
1	1	1	0	0	0	x	1				

13 May 2017

Booth's Multiplication Algorithm

Booth's algorithm can be implemented by repeatedly adding one of two predetermined values A and S to a product P, then performing a rightward arithmetic shift on P.

Let m and n be the multiplicand and multiplier, respectively and let x and y represent the number of bits in m and n.

1 Determine the value of A and S; and the initial value of P. All of these numbers should have a length equal to $(x+y+1)$.

① A: Fill the most significant (left most) bits with the value of m. Fill the remaining $(y+1)$ bits with zeros.

⑩ S : fill the most significant bits with the value of $(-m)$ in two's complement notation. Fill the remaining $(g+1)$ bits with zeros.

⑪ P : fill the most significant α bits with zeros. To the right of this, append the value of n . Fill the least significant (right most) bit with a zero.

2 Determine the two least significant bits of P .

① If they are 01, find the value of $P+A$.

Ignore any overflow.

② If they are 10, find the value of $P+S$.

Ignore any overflow.

③ If they are 00, do nothing, use P directly in next step.

① If they are 11, do nothing, use P directly in next step.

② Arithmetically shift the value obtained in the 2nd step by a single place to the right.

Let p now equal this new value.

③ Repeat steps 2 and 3 until they have been done j times.

④ Drop the least significant (right most) bit from P. This is the product of m and n.

* Find $13 \times (-6)$ using Booth's algorithm with $m = 13$ and $n = -6$, and $x = 5$, $y = 5$

Sol:

$$m = 01101$$

$$-m = 10011$$

$$\begin{array}{r}
 01101 \\
 10011 \\
 \hline
 n = 11010
 \end{array}$$

$$A: 01101 \quad 00000 \quad 0$$

$$S: 10011 \quad 00000 \quad 0$$

$$P: 00000 \quad 11010 \quad 0$$

Step 1

$$P: 00000 \quad 11010 \quad 0$$

$\rightarrow P: 00000 \quad 01101 \quad 0$ [Right shift]

Step 2: same as above for shifting for different

$$P: 00000 \quad 01101 \quad 0$$

$$P+S: 10011 \quad 01101 \quad 0$$

$$\rightarrow P: 11001 \quad 10110 \quad 1$$

Step 3:

$$\begin{array}{l} P+A : \quad 00110 \quad 10110 \\ \rightarrow P : \quad 00011 \quad 01011 \quad 0 \end{array}$$

Step 4:

$$\begin{array}{r} P+S : \quad 00011 \quad 01011 \quad 0 \\ \quad 10011 \quad 00000 \\ \hline \quad 10110 \quad 01011 \quad 0 \\ \rightarrow P : \quad 11011 \quad 00101 \quad 1 \end{array}$$

Step 5:

$$\rightarrow P : \quad 11101 \quad 10010 \quad 1$$

Ans. 11101 10010

-78

* \Rightarrow multiplication ~~last~~ math must ~~start~~ /

Booth's algorithm ~~for~~ procedure 3 ~~start~~ ~~last~~

$$\begin{array}{r} 10010 \\ 10110 \\ + 10011 \\ \hline 1010010 \end{array}$$

* Design 8x8 bit Booth Multiplier example given design algorithm should be followed.

14 May 2014

0'0	$\rightarrow 0$
0'1	$\rightarrow +y$
1'0	$\rightarrow -y$
1'1	$\rightarrow 0$

5x5 bit Booth Multiplier

X	Y	$-Y$
01101 (13)	11010 (-6)	00110

U	V	X	X_{-1}
00000	00000	01101	0 } 1st step
00110		01101	0 }
00110	00000	00110	1 }
(R.S) 00011	00000		
11010			
11101	00000	00110	1 } 2nd step
11110	10000	00011	0 }
00110			
(R.S) 00010	10000	00001	0 } 3rd step
00000		00001	1 }
00010	01000	00001	1 } 4th step
(R.S) 00001	00100	00000	1 }
11010		00000	
11011	00100	00000	1 } 5th step
(R.S) 11101	10010	00000	0 }

* am ~ ৰাত্ৰি ফুমাৰ নৈ।

1 Initialization :

$U \leftarrow 0$

$V \leftarrow 0$


$X \leftarrow \text{Input}$

$Y \leftarrow \text{Input}$


$X_{-1} \leftarrow 0$

Count $\leftarrow 0$

2 Flow Chart :



3] State Diagram :




ALU Op.

S_1	S_0	Operation
0	0	$U + 0$
0	1	$U + Y$
1	0	$U - Y$
1	1	$U + 0$

4

Architecture :



18 May 2017

10-3

Hardwired Control

Example - 1

The design is carried out in 5 consecutive steps:

- ① The problem is stated.
- ② An initial equipment configuration is assumed.
- ③ An algorithm is formulated.
- ④ The data processor part is specified
- ⑤ The control logic is designed.


① Statement of the problem

The problem here is to implement with hardware the addition and subtraction of two fixed-point binary numbers represented in sign-magnitude form.

$$\begin{array}{r} \text{signbit} \\ \textcircled{0} \quad 0101 \rightarrow +5 \\ \textcircled{1} \quad 0101 \rightarrow -5 \end{array}$$

THREE npsiz, BIX arrce

Flow Chart



2 Equipment Configuration




Fig 10-6 : Register Configuration for the adder-subtractor

3 Derivation of the Algorithm:

$$(\pm A) \pm (\pm B)$$

$$(\pm A) - (+B) = (\pm A) + (-B)$$

$$(\pm A) - (-B) = (\pm A) + (+B)$$

$$(+A) + (+B) = + (A+B)$$

$$(+A) + (-B) =$$

$$(-A) + (+B) =$$

$$(-A) + (-B) = - (A+B)$$

* B वाले

sign change 2^n

if $A \geq B$ if $A < B$

$$+ (A-B) = + (B-A) \text{ if } A > B$$

$$- (A-B) = + (B-A) \text{ if } A < B$$

same 2^n, sign omitted

* Example (2022- Question 03) -

Sunday - Quiz-01


Ch-9

Logical Question (15 Marks) → Math

- PLA & Chapter-9, PLA square num 2 bit
- ALU - Design
- Definition (Register files [from Lec])
Theory RAM, ROM


25 May 2017

④ The data-processor part:




(a) Data processor registers and ALU

Fig 10-8: System block Diagram



(b) Control block diagram

Fig: 10-8 system block diagram



Control outputs

	x	s_2	s_1	s_0	C_{in}	L	y	z	w
T_0 : Initial stage $x=1$	1	0	0	0	0	0	0	0	0
T_1 : $B_s \leftarrow \bar{B}_s$	0	0	0	0	0	0	1	0	0
T_2 : nothing	0	0	0	0	0	0	0	0	0
T_3 : $A \leftarrow A+B$, $E \leftarrow C_{out}$	0	0	0	1	0	1	0	0	0
T_4 : $A \leftarrow A+\bar{B}+1$, $E \leftarrow \bar{C}_{out}$	0	0	1	0	1	1	0	0	0
T_5 : $E \leftarrow 0$	0	0	0	0	0	0	0	0	1
T_6 : $A \leftarrow \bar{A}$	0	1	1	1	0	1	0	0	0
T_7 : $A \leftarrow A+1$, $A_s \leftarrow \bar{A}_s$	0	0	0	0	1	1	0	1	0

(b) Sequence of register transfers:

Fig: 10-9: Control Logic Diagram and sequence of micro-operations
(state)

27 May 2017

5 Design of Hard-wired Control (Control Logic Design)

The control is designed by one flip-flop per state method

Table 10-1 : Boolean function for Control logic

Flip-flop input function	Boolean function for output control
$D T_0 = q_s' q_a' T_0 + T_3 + E T_5 + T_7$	$x = T_0$
$D T_1 = q_s T_0$	$S_2 = T_6$
$D T_2 = q_a T_0 + T_1$	$S_1 = T_4 + T_6$
$D T_3 = S' T_2$	$S_0 = T_3 + T_6$
$D T_4 = S T_2$	$C_{in} = T_4 + T_7$
$D T_5 = T_4$	$L = T_3 + T_4 + T_6 + T_7$
$D T_6 = E' T_5$	$y = T_1$
$D T_7 = T_6$	$z = T_7$
	$w = T_5$




Fig : P10-27

Q. Design the control using eight D-flip flops.
 (fig 10.28)

$$\Rightarrow DT_0 = x'T_0 + T_7$$

$$DT_1 = xT_0$$

$$DT_2 = T_1$$

$$DT_3 = yT_2$$

$$DT_4 = T_3$$

$$DT_5 = y'T_2$$

$$DT_6 = T_5$$

$$DT_7 = T_4 + T_6$$

(fig 10.28)
 10.28

28 May 2017

10-4 Microprogram Control

Hardware Configuration




Fig = (10-10) Microprogram control block diagram

CAR = Control Address Register

ROM bits 13 14	MUX select function
0 0	Increment CAR
0 1	Load Input to CAR
1 0	Load Input to CAR if S=1, increment CAR if S=0
1 1	Load Input to CAR if E=1, increment CAR if E=0

(with figure)

The Microprogram

Table 10-2. Symbolic Microprogram for control memory

ROM address	Micro-instruction	Comments
0	$x=1$, if ($q_s=1$) then (go to 1), if ($q_a=1$) then (go to 2), if ($q_a \wedge q_s=0$) then (go to 0)	Load 0 or external address
1	$B_s \leftarrow \bar{B}_s$	$q_s=1$, start subtraction
2	if ($s=1$) then (go to 4)	$q_a=1$, start addition
3	$A \leftarrow A+B$, $E \leftarrow C_{out}$, go to 0	Add magnitudes and return
4	$A \leftarrow A+\bar{B}+1$, $E \leftarrow C_{out}$	Subtract magnitudes
5	If ($E=1$) then (go to 0), $E \leftarrow 0$	Operation terminated if $E=1$
6	$A \leftarrow \bar{A}$	$E=0$, complement A
7	$A \leftarrow A+1$, $A_s \leftarrow \bar{A}_s$, go to 0	Done, return to address 0

Table : 10-3 Binary Microprogram for
Central Memory

ROM Address	x S ₂ S ₁ S ₀ C _m L y z w									Address	Select
	1	2	3	4	5	6	7	8	9		
000	1	0	0	0	0	0	0	0	0	000	01
001	0	0	0	0	0	1	0	0	0	010	01
010	0	0	0	0	0	0	0	0	0	100	10
011	0	0	0	1	0	1	0	0	0	000	01
100	0	0	1	0	1	1	0	0	0	101	01
101	0	0	0	0	0	0	0	1	0	000	11
110	0	1	1	0	1	0	0	0	0	111	01
111	0	0	0	0	1	1	0	1	0	000	01

* \Rightarrow Table : 10-2 ALU with selector
- 6 bits input, Table - 10-3 [7 Marks]

01 June 2017

10-6: Hard-Wired Control

Example - 2

① Statement of the Problem

We wish to design an arithmetic circuit that multiplies two fixed point binary numbers in sign-magnitude representation.

multiplicand :

10111

multiplier :

10011

1st multiplier bit = 1, copy multiplicand

10111

shift right to obtain 1st partial product (pp) 010111

2nd multiplier bit = 1, copy multiplicand

10111

add multiplicand to previous pp

1000101

shift right to obtain 2nd pp

1000101

3rd multiplier bit = 0, shift right to obtain 3rd pp

01000101

4th " " = 0, " " " 4th pp

00+000101

5th " " = 1, copy multiplicand

10111


add multiplicand to previous pp

110110101

shift right to obtain 5th pp = final product

0110110101

2 Equipment Configuration :



* E \rightarrow value SHIFT \rightarrow एक चर्चा !

* E \rightarrow value A \rightarrow msB फू चर्चा !

3 Derivation of Algorithm : (एक अवधारणा)

B \leftarrow Multiplicand magnitude, B_s \leftarrow sign

Q \leftarrow Multiplier magnitude, Q_s \leftarrow sign

A \leftarrow A + B (Multiplicand + Partial Product)

E \leftarrow Cout

P \leftarrow k, k = number of bits in multiplier

shift operation :

AQ \leftarrow shrc EAQ, E \leftarrow 0


[Details \rightarrow Book]

Digit for shifting and shifting of the word of higher bit

$$\begin{array}{c} \text{++} \\ \text{--} \end{array} = \begin{array}{c} + \\ + \end{array} \quad 0$$


$$\begin{array}{c} +- \\ -+ \end{array} = \begin{array}{c} - \\ - \end{array} \quad 1$$

4 Flow Chart:



03 June 2017

a) State Diagram



b) Sequence of register transfers

T_0 : Initial state

T_1 : $A_S \leftarrow B_S \oplus Q_S, A \leftarrow 0, E \leftarrow 0, P \leftarrow k$

$Q_1 T_2$: $A \leftarrow A + B, E \leftarrow C_{out}$

T_2 : $P \leftarrow P - 1$

T_3 : $AQ \leftarrow shrcEAQ, E \leftarrow 0$

fig: 10-15: Control state Diagram and sequence

of micro-operations for multiplier.

Fig: 10-16




Figure: 10-16 Data processor for binary multiplier

04 Jun 2017

5

Design of Hard-wired Control

(a) Excitation Table

	Present State $G_2 \quad G_1$	Inputs $q_m \quad P_z$	Next State $G_2 \quad G_1$	Flip-flop inputs $J_{G_2} \quad K_{G_2}$	Flip-flop inputs $J_{G_1} \quad K_{G_1}$
T_0	0 0	0 X	0 0	0 X	0 X
T_0	0 0	1 X	0 1	0 X	1 X
T_1	0 1	X X	1 0	1 X	X 1
T_2	1 0	X X	1 1	X 0	1 X
T_3	1 1	X 1	0 0	X 1	X 1
T_3	1 1	X 0	1 0	X 0	X 1

(2 flip flop \Rightarrow 4 states, and 3 pair represent \Rightarrow 2 bits
लिया)

(b) Flip-flop input functions

$$J_{G_2} = T_1$$


$$K_{G_2} = T_3 P_z$$

$$J_{G_1} = T_0 q_m + T_2$$

$$K_{G_1} = 1$$

State			
P	N	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

(c) Logic Diagram (Book) [10-17 (Fig)]




P_z → P register (word)
Q_m → User Input

Fig : 10-17: Design of control for binary multiplier

* figure - p 10.28 & p 10.27 - JK flip flop तक्षण
Solve - करो - एवं ।

08 Jun 2017

* Design the control specified in the following figure by the register and decoder method use 3 J-K flip flops.



(a) Excitation Table

Present state	g _{input}	Next state	flip flop inputs					
			G ₃	G ₂	G ₁	JG ₃ KG ₃	JG ₂ KG ₂	JG ₁ KG ₁
T ₀ 0 0 0	0 0 X X	0 0 0	0	0	0	0 X	0 X	0 X
T ₀ 0 0 0	X 1 X X	0 0 1	0	0	1	0 X	0 X	1 X
T ₀ 0 0 0	1 X X X	0 1 0	0	1	0	0 X	1 X	0 X
T ₁ 0 0 1	X X X X	0 1 0	0	1	0	0 X	1 X	X 1
T ₂ 0 1 0	X X X 0	0 1 1	0	1	1	0 X	X 0	1 X
T ₂ 0 1 0	X X X 1	1 0 0	1	0	0	1 X	X 1	0 X
T ₃ 0 1 1	X X X X	0 0 0	0	0	0	0 X	X 1	X 1
T ₄ 1 0 0	X X X X	1 0 1	1	0	1	X 0	0 X	1 X
T ₅ 1 0 1	X X 0 X	1 1 0	1	1	0	X 0	1 X	X 1
T ₆ 1 1 0	X X X X	1 1 1	1	1	1	X 0	X 0	1 X
T ₇ 1 1 1	X X X X	0 0 0	0	0	0	X 1	X 1	X 1
T _{5'} 1 0 1	X X 1 X	0 0 0	0	1	0 X	X 1	0 X	X 1

$$JG_3 = ST_2$$

$$KG_3 = T_7 + T_5 E$$

$$JG_2 = q_a T_0 + T_1 + \Sigma' T_5$$

$$KG_2 = ST_2 + T_3 + T_7$$

$$KG_1 = 1$$

$$JG_1 = q_s T_0 + S' T_2 + T_4 + T_6$$

10 Jun 2017

PLA Control

Table 10-6 : State table for control circuit

Input		Output	
Present state	Inputs	Next state	Outputs
T_0	$G_2 \ G_1 \ q_m \ P_2 \ Q_1$	$G_2 \ G_1$	$T_0 \ T_1 \ T_2 \ L \ T_3$
0 0	0 X X	0 0	1 0 0 0 0
0 0	1 X X	0 1	1 0 0 0 0
0 1	X X X	1 0	0 1 0 0 0
1 0	X X 0	1 1	0 0 1 0 0
1 0	X X 1	1 1	0 0 1 1 0
1 1	X 0 X	1 0	0 0 0 0 1
1 1	X 1 X	0 0	0 0 0 0 1

- * $T_2 \rightarrow T_3$ হুইলে- যওয়া শব্দ, $Q_1 = 1, 0$ হুইলে- দ্বিতীয়।
কারণ, L এবং দ্বিতীয় পি- অপেক্ষা- করা শুভ।
- * $T_3 \Rightarrow$ গেজ state। কারণ কেবল পি- determine কৈবল্য।





Fig 10-18 PLA control for binary multiplier.

(a) block diagram



* $Q_1 = 1$ \Rightarrow L, T_2 active

$Q_1 = 0$ \Rightarrow L, T_2 active

(b) PLA Program table

Product terms	Inputs 1 2 3 4 5	Outputs 1 2 3 4 5 6 7	Comments
1	0 0 0 - -	- - 1 - - - -	$T_0 = 1, q_m = 0$
2	0 0 L - -	- 1 1 - - - -	$T_0 = 1, q_m = 1$
3	0 L - - -	1 - - L - - -	$T_1 = 1$
4	1 0 - - 0	1 1 - - 1 - -	$T_2 = 1, Q_1 = 0$
5	1 0 - - L	1 1 - - 1 1 -	$T_2 = 1, L = 1, Q_1 = 1$
6	1 1 - 1 -	- 1 - - - - 1	$T_3 = 1, P_2 = 0$
7	1 1 - 0 -	1 - - - - 1	$T_3 = 1, P_2 = 1$

Question: Design the control logic PLA.

Exercise:

10-14, 10-22, 10-23, 10-25, 10-26, 10-27, 10-28

Quiz-02 [02.07.2017]

Syllabus \Rightarrow Chapter 10 70/75 (from lec after Quiz 1)

[Counter, Booth, Chapter 10] :

06 July 2017

SAP - I

Simple - As - Possible Computer

10 - I Architecture

Program Counter :

It is a part of the control unit, counts from 0000 to 1111. Its job is to send to the memory the address of the next instruction to be fetched and executed.


Input and MAR :

It includes the address and data switch registers. It allows you to send 4 address bits and 8 data bits to the RAM. Instructions and data words are written into the RAM before a computer runs.

The RAM :

The RAM is a 16x8 static TTL RAM. You can program the RAM by means of the address and data switch registers.

Control Unit



3 MARKS

Instruction Register:

It is a part of control unit. To fetch an instruction from the memory, the computer does a memory read operation. This places the content of the addressed memory location on the ω bus.

Controller - Sequencer:

Before each computer run, a \overline{CLR} signal is sent to the PC and CLR signal to the IR. This reset the PC to 0000 and wipes out the last instruction in the IR.

A clock signal is sent to the buffer registers, this synchronizes the operation of the computer.

A 12-bit word comes out of the controller sequencer that controls the rest of the computer.

$$CON = CP EP \overline{EM} \overline{CE} \overline{LI} \overline{EI} \overline{EA} EA SU FU \overline{E3} \overline{E0}$$

(P) Accumulator:

It is a buffer register that stores the intermediate answer during a computer run.

(P) The Adder - Subtractor:

SAP-II uses a 2's-complement adder-subtractor. When $S_u = \text{low}$, $A = A + B$ and when $S_u = \text{high}$, $A = A + B'$

(B) B register:

It is a buffer register that is used in arithmetic operation.

(E) Output Register:

When E_R is high and \bar{L}_0 is low, the next positive clock edge loads

the accumulator word into the output register.

④ Binary Display:

It is a row of light-emitting diodes (LEDs).

08 July 2017

- * Instruction set 4-bit
- * Data 8-bit

10 - 2 | Instruction Set

LDA

ADD

SUB

HLT → Whole Ckt off 4-bit 8-bit

OUT → Accumulator & Data Output Register

* SUB 8-bit (Acc) SU High word

* ADD 8-bit (Acc) SU Low word

0H LDA 9H

1H ADD FH

2H SUB 8H

: HLT

8H 0000 0011 | 03H

0H 0010 0010 | 22H

AH 0000 0101 | 05H

FH 0000 0010 | 02H

24H - 03H

21H

A + B

22H + 05H

01H

02H

03H

E_A 04H

05H

:

FH

CON = C_P E_P

00



Mnemonics

LDA ADD

Output = ?

Example

Address	Mnemonics
0H	LDA 9H
1H	ADD AH
2H	SUB BH
3H	ADD CH
4H	HLT
5H	OUT
6H	FFH
7H	FFH
8H	FFH
9H	ABH
AH	OAH
BH	05H
CH	AOH
DH	FFH
EH	FFH
FH	FFH

15 July 2017

10-3 Programming SAP-1

Mnemonics	Op Code
LDA	0000
ADD	0001
SUB	0010
OUT	1110
HLT	1111

Example 10-2

Translate the following program into SAP-1 machine language.

સૂચના માટે

Address	Instruction	Address	Function
0H	LDA 9H	0000	0000 1001
1H	ADD AH	0001	0001 1010
2H	ADD BH	0010	0001 1011
3H	SUB CH	0011	0010 1100
4H	OUT	0100	1110 xxxx
5H	HLT	0101	1111 xxxx

Example - 10-3

How would you program SAP-I to solve this arithmetic problem?

$$16 + 20 + 24 = 32$$

The numbers are in decimal form.

Solⁿ:

0H LDA 6H

1H ADD 7H

2H ADD 8H

3H SUB 9H

4H OUT

5H HLT

6H 10H

7H 14H

8H 15H

9H 20H

→ Address Register

* Long instruction size,
then data.

* Max^m 8 bit Address

प्राप्ति एवं ।

* HLT ⇒ Instruction set
शैक्षणिक
Data!

Example 10-4

Convert the code into hexadecimal representation:

Address	Bus (Hex)
0H	06H
1H	17H
2H	18H
3H	29H
4H	5XH
5H	FXH
6H	10H
7H	14H
8H	18H
9H	20H

17H → operation

18H → Address

5XH → अंतर्गत तथा
DX → Don't Care!

FXH → HLT

16 July 2017

10-4 Fetch Cycle

Ring Counter

$$\begin{aligned} T &= \overbrace{T_6 \ T_5 \ T_4}^{\text{Fetch}} \ T_3 \ T_2 \ T_1 \\ T &= 0 \ 0 \ 0 \ 0 \ 0 \ 1 \\ T &= 0 \ 0 \ 0 \ 0 \ 1 \ 0 \\ &\vdots \\ T &= 1 \ 0 \ 0 \ 0 \ 0 \ 0 \end{aligned}$$

* LB - Instruction Complete \Rightarrow 6th state \rightarrow 1
(Max)

* Ring Counter \rightarrow instruction word \Rightarrow address \rightarrow memory

Q. Ring Counter \rightarrow Timing Diagram, Block Diagram (fig-10.2)
(Imp for XM).


* PC \rightarrow Ring Counter \rightarrow memory.

Here fetch means \Rightarrow Read and write \rightarrow (Read & Write)

Address state (Fig-10.3)

T₁ state

EP = Enable program counter



$$CON = C_p \bar{E}_p \bar{L}_m \bar{C}_E \quad \bar{L}_1 \bar{E}_1 \bar{L}_A E_A \quad S_U E_U \bar{L}_B \bar{L}_o$$


0	1	0	1	1	1	0	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---

* $xm \rightarrow 6$ fig. \rightarrow fig. 10.3 [Active 5 Marks
Non-active 6 Marks]


+ Timing Diagram [6 Marks total]

[No explanation needed]

* T₁ state (only Actives)



* Increment State




CP EP EN \bar{E} E \bar{E} EA SUEU \bar{U} L \bar{L}
CON = 1011 1110 0011

* art (-) or (M3 0
or current art (J2,
current & J1(J3 J1)

* Memory Address ~
(or Address strobe, control
RAM write Address.

* T3 state :




* fetch cycle (T3) !

20 July 2017

SAP-I

LDA Routine:



OH LDA 9H


0000 1001

* Ty state \rightarrow MAR \rightarrow 1001 (Address) Load 27th!
IR \rightarrow Address, W-bus (After MAR \rightarrow 27th Last
 \rightarrow 4-bit).

* RAM \rightarrow MAR address \rightarrow Data Address | \rightarrow W-bus \rightarrow
Data | W-bus (After Accumulator \rightarrow Data)

* LDA \rightarrow after T₅. 90th Operation!

Follow sheet's Fig - 10.4



(fig - 10.5)

- * SUB वाले क्रमों से EP तथा LM को भरा।
- * OUT Routine का अन्त तक state बदलते हैं।
- * HLT Routine का अन्त तक CP को भरा।
- * fig-10.7 का T₆ सु High है।
- * Fall - 16 Question

OH - FH \Rightarrow Instruction
8H - FH \Rightarrow Data

Fetch - 3

LDA - 2

ADD - 3

8085 Diagram [final \rightarrow 5 Mark]
(bit)

Quiz 2 Architecture 9/24/2017

22 July 2017

SAP-II

- * SAP-II has main instruction 'JUMP & ST'
- * SAP-II has Instruction set 426+1
- * ROM address 0000H (or) 0FFFH starts
- * RAM address 0800H (or) FFFFH starts
- * Table - 11.1
- * $\text{ROM} \rightarrow 0000H$ $0800H$
 $0FFFH$ } RAM

* Example - 11.2

* Example - 11.4

Mov → 6 bytes → 1 cycle machine instruction

ADD/SUB → 2 bytes

ADD B	SUB B
ADD C	SUB C

* Direct Register & Address!

* Example - 11.3, 11.4

* sign flag = 1 at Jump address!

JZ → ZF = 1

JNZ → Z = 0

29 July 2017


11-3

Memory Reference

3 cycle

Introduction :

T₃



0000H	3AH
0001H	00H
0002H	20H
0003H	
0004H	

MVI A, 10H
 MVI B, 10H
 MVI C, 10H

* Fig - 11.2

* Example - 11.2 (Example - 11.1 ~~word~~ - Conversion)

* Opcode পদ্ধতি অনুসরে, Address start ~~word~~

2000H (মাত্র 1)

* Example - 11.1 (মাত্র 1)

DSD Lab (Quiz)

4 set Question

20 MCQ, 15 min time

* 4-bit Adder $0000 \rightarrow 1111$? (परिणाम
zero flag वा नहीं ?

* Binary Display के लिए ?
— Read / Write


* 5-bit वाले क्रमि क्या क्षमता हैं ?

(*)
2000H JM ← $S=0$ sign flag = 1 200H
 3000H Jump करें।

JZ $Z=1$

JNZ $Z=0$

03 August 2017



* SAP-II (জেনেরেট মাল্টিপ্লাই নথি)

* Example — 11.9

Example — 11.10

Example — 11.11, 11.12

(function)

comment (কোড লাগবে না!)

Example — 11.5, 11.6, 11.7, 11.8

JZ 2609H

JMP 2002H

* 12x8 \Rightarrow 8 টাকা 12 টাকা কষ্ট!

CMA

A' complement

$$A = 0101 \quad 1100$$
$$\rightarrow 1010 \quad 0011$$

ANA

ANA : B

ANA : C

* 'A' argument,

\Rightarrow Register or memory

* 'I' argument,

\Rightarrow Immediate

$$A = 0011 \quad 1110$$

$$B = 0100 \quad 0110$$

$$A = 0000 \quad 0110$$

ORA
XRA

ANI
ORI
XRI

$$\begin{array}{l} RAL \leftarrow 10011011 \\ RAR \rightarrow 00110111 \\ \hline 111001101 \end{array}$$

, ANI 33H

$$0011 \quad 0011$$

Nop

T₃ / T₄

Nop
Nop

$$5 \times 4 = 20$$

HLT

IN

IN byte

02H

01HK

OUT

OUT byte

OUT 03H

OUT 04H

(2 No. Port used)

42 Instructions (OPCODE \Rightarrow Table II-I)

LDA

STA

MV_I A,

MV_I B,

MV_I C,

MOV A,B

MOV A,C

MOV B,A

MOV B,C

MOV C,A

MOV C,B

ADD B

ADD C

SUB B

SUB C

INR A

INR B

INR C

DCR A

DCR B

DCR C

JMP

JM

JZ

JNZ

CALL

RET

CMA

ANA B

ANA C

ORA B

ORA C

XRA B

XRA C

ANI -

ORI -

XRI -

NOP

HLT

IN

OUT


RAL

RAR

* Chapter-9 এবং 9.10 টিন

* CMA \Rightarrow মস্তক bit অথবা Accumulator'ৰ
-মস্তকে - 1's Complement কৰিব।

05 Aug 2017



** Q. Describe the Handshaking of SAP-II.

SAP-II Handshaking :

1. READY bit (bit 0, port 2) goes high.
2. Input the data in port 1 to the CPU.
3. ACKNOWLEDGE bit (bit 7, port 4) goes high
to reset READY bit.

4. Reset the ACKNOWLEDGE bit.

Example - 11.13

N ↗ ASCII format, (4E)

Y ↗ ASCII format (59)

0000 000① (ASCII format 20078)

Example - 11.14

A₇ ----- A₀

RAR → shift right

Table 11.3

Page - 188

MVI C, 46H

AGAIN: DCR C

JNZ AGAIN

NOP

RET

* Time Delay in
must wait
अधिक!

MVI B, 0AH

10

$$1 \times 7 \times 1 \mu s = 7 \mu s$$

Loop1: MVI C, 4FH

71

$$10 \times 7 \times 1 \mu s = 70 \mu s$$

{ Loop2: DCR C

JNZ LOOP2

DCR B

JNZ LOOP1

RET

$$71 \times 4 \times 1 \mu s = 284 \mu s$$

$$70 \times 10 \times 1 \mu s = 700 \mu s$$

$$1 \times 7 \times 1 \mu s = 7 \mu s$$

$$10 \times 4 \times 1 \mu s = 40 \mu s$$

$$9 \times 10 \times 1 \mu s = 90 \mu s$$

$$1 \times 7 \times 1 \mu s = 7 \mu s$$

$$1 \times 10 \times 1 \mu s = 10 \mu s$$

$$71 \times 4 \times 1 \mu s = 284 \mu s$$

$$70 \times 10 \times 1 \mu s = 700 \mu s$$

$$1 \times 7 \times 1 \mu s = 7 \mu s$$

$$\underline{991 \mu s}$$

* Table 11.3 → Follow / sheet

* Important କେବୁ → T-state

* 10/7 → ସିନ୍ଦୁ Jump କରେ ଥାବଳ, 10ଟି T-state ଲମ୍ବତା
ସିନ୍ଦୁ Jump କରେ ଥାବଳ, 7ଟି T-state ଲମ୍ବତା!

* 1ଟି T-state → 1 μs .

* କେବୁ T-state କ୍ରେଷ୍ଟ ହାବତା!

$mvf @, 46H \longrightarrow 1 \times 7 \times 1 \mu s = 7 \mu s$

AGAIN:

DEC C $\longrightarrow 70 \times 4 \times 1 \mu s = 280 \mu s$

Loop JNZ AGAIN $\longrightarrow 69 \times 10 \times 1 \mu s = 690 \mu s$
 $1 \times 7 \times 1 \mu s = 7 \mu s$

NOP $\longrightarrow 1 \times 4 \times 1 \mu s = 4 \mu s$

RET $\longrightarrow 1 \times 10 \times 1 \mu s = 10 \mu s$

998 μs

* Example — 11.16, 11.18 $\xrightarrow{\text{एवं ता निये फार्मला}}$ final Result
(प्र० करना!

Example — 11.19 \longrightarrow less important!!

Example — 11.21 प्र० करना!

In Chapter 9, 10 & SAP-I, II 2022-5 set

Question Common प्र० करना!

