# **UVM Learning**

My Journey to Mastering Universal Verification Methodology

Documented By: Hamza Shabbir

Revision: V1.0

# What is UVM (Universal Verification Methodology)?

Universal Verification Methodology (UVM) is a standardized framework used in the semiconductor industry for the functional verification of digital designs, such as integrated circuits (ICs) and system-on-chip (SoC) designs. It is built on top of SystemVerilog, a hardware description and verification language (HDVL), and provides a powerful, reusable, and scalable approach to building verification environments.

# Key Features of UVM:

- 1. **Standardized Framework:** UVM is maintained by Accellera Systems Initiative, ensuring standardization and compatibility across EDA tools (e.g., Synopsys VCS, Cadence Xcelium, Mentor Graphics Questa).
- 2. **Reusable Components:** UVM encourages the development of reusable components, such as drivers, monitors, and scoreboards, that can be shared across different projects or reused within the same project.
- 3. **Scalable Architecture:** UVM supports small-scale block-level verification as well as large-scale SoC-level verification through hierarchical testbench structures.
- 4. Coverage-Driven Verification (CDV): UVM integrates functional coverage techniques, enabling verification teams to measure the completeness of their tests and ensure all scenarios are exercised.
- 5. **Built-in Debugging and Reporting Mechanisms:** UVM provides powerful logging and reporting capabilities, making it easier to debug complex verification environments.
- 6. **Transaction-Level Modeling (TLM):** UVM uses TLM communication for high-level modeling, allowing for efficient data exchange and decoupling of components.

# Core Components of UVM:

UVM is structured around the concept of classes in SystemVerilog. Some core components include:

#### 1. Driver

- Stimulates the Design Under Test (DUT) by converting abstract transactions into pin-level signals.
- Example: Sending data packets to a DUT interface.

#### 2. Monitor

- Observes DUT activity and collects data from its interfaces.
- Example: Extracting responses for functional coverage or scoreboard comparison.

#### 3. Sequencer

- Controls the generation of stimulus by managing sequences of transactions.
- Example: Creating randomized patterns for exhaustive testing.

#### 4. Agent

 A collection of components (driver, sequencer, monitor) that handles a specific interface of the DUT

#### 5. Environment

• The top-level container that instantiates and configures agents and other components.

#### 6. Scoreboard

• Compares DUT output against the expected results to verify correctness.

#### 7. Test

 Controls the simulation by defining sequences, configuring environments, and monitoring overall test execution.

# Objective of this Document

This document showcases my implementation of a basic UVM framework for verifying a counter design. It serves as a guide to understanding the practical steps involved in developing a UVM-based testbench, highlighting my approach to applying UVM concepts in a simple yet effective manner. Additionally, it ties closely to my GitHub repository, "UVM\_Learning", which hosts the UVM counter example along with other resources. The repository complements this document by providing hands-on learning through code, simulations, and practical insights.


# Integration of UVM Components

# Top Module Overview

The Top Module in a UVM testbench serves as the central component that connects all the subcomponents, such as the interface and Design Under Test (DUT). It instantiates the DUT and the interface, and also typically handles the commands for starting and running the test.

# Components of the Top Module

- 1. **Interface:** The interface in UVM connects the testbench to the DUT. It defines the signals that the driver and monitor will use to interact with the DUT. An interface serves as a communication channel between different components of the testbench and the DUT.
- 2. **Design Under Test (DUT):** The Design Under Test (DUT) in this example is a simple 8-bit counter that supports three primary operations: increment, reset, and load. The counter increments by 1 on each clock cycle when the inc signal is active, resets to 0 when the rst signal is active low, and can load a specific 8-bit value when the ld signal is triggered. The counter has five inputs: clk (clock), rst (reset signal), ld (load signal), inc (increment signal), and data\_in (Load Data Signal) and it outputs the current 8-bit value of the counter as q. This DUT serves as a basic yet effective design to test the functionality of the UVM testbench, ensuring the correct operation of counting, resetting, and loading functionality.




### **UVM** Test Overview

A UVM test is the starting point of the simulation in a UVM-based verification environment. It acts as the main control unit that initializes and coordinates the testbench components, sequences, and scenarios required for verification. The UVM test defines the high-level behavior and stimuli for the Design Under Test (DUT) by interacting with other UVM components like the environment, sequencer, and driver. It typically extends the uvm\_test base class and overrides its phases to configure and execute the testbench.

#### Counter Test Overview

In the case of the 8-bit counter, the counter\_test class extends the uvm\_test base class and serves as the main test component. Within this class, the environment (counter\_env) is instantiated during the build phase. The environment contains all the necessary testbench components, such as agents, monitors, and drivers, that interact with the DUT to facilitate verification. This encapsulation allows for a modular and organized testbench structure.



# UVM Sequence Item Overview

A UVM Sequence Item is a fundamental element in the UVM methodology used to represent the transactions that occur between the testbench components and the DUT. It acts as a data carrier, encapsulating the stimulus information such as control signals, data, or operation types needed for a specific test scenario. The sequence item is extended from the uvm\_sequence\_item base class, which provides built-in methods for randomization, printing, comparison, and copying, making it easier to create reusable and flexible test scenarios.

# Counter Sequence Item

In the case of the 8-bit counter design, the Counter Sequence Item is a class derived from uvm\_sequence\_item. It encapsulates the data and operation type required to verify the counter's functionality and provides methods for various operations on the sequence item.

#### **Attributes:**

- 1. **Data:** An 8-bit value (logic[7:0]) representing the data to be loaded into the counter or compared with its output.
- 2. **Op:** A user-defined type (ctr\_op) representing the operation to be performed on the counter, such as increment, reset, load or nop.

#### **Methods:**

- 1. **do\_copy:** Copies the properties (data and op) from one sequence item to another, ensuring consistency when duplicating items..
- 2. **convert2string:** Converts the attributes of the sequence item (data and op) into a string format for easy debugging and logging during simulation.
- 3. **load\_data:** A function that initializes the data and op fields with specific values. This method ensures that the sequence item can set up the desired stimuli for a test.
- 4. **compare:** Compares two sequence items to verify the equality of their attributes. This is particularly useful for checking expected versus actual results.

The Counter Sequence Item encapsulates the required attributes and utility functions for driving stimuli to the DUT, enabling the verification of the counter's increment, reset, and load functionalities. Its design ensures reusability and simplifies the process of creating various test scenarios in the UVM environment.

# **UVM Sequence Overview**

In UVM, a sequence is a set of ordered transactions or sequence items that are sent to the Design Under Test (DUT) to verify its functionality. A sequence is responsible for generating a series of operations or tests, which are driven to the DUT through a sequencer. The UVM framework allows sequences to be executed in parallel or sequentially, making them flexible for various testing scenarios.

# Counter Test Sequences

For the counter test, multiple sequences are created to test different functionalities of the 8-bit counter. These sequences simulate different operations such as reset, increment, load, and random operations, providing comprehensive test coverage for the DUT.

#### 1. Reset Sequence:

This sequence is designed to send a reset signal to the DUT, forcing the counter to return to its initial state (typically zero). The reset sequence ensures that the counter can be properly initialized during simulation.

#### 2. Increment Sequence:

The increment sequence repeatedly sends increment operations to the DUT to test if the counter increments correctly. This sequence runs for 10 iterations, verifying the counter's ability to increment its value correctly after each operation.

#### 3. Load Sequence:

The load sequence is responsible for loading a random value into the counter. This tests the counter's ability to accept and store arbitrary data values.

#### 4. Random Sequence:

The random sequence randomizes both the data value and the operation type (op). This sequence can test a variety of operations (e.g., reset, increment, or load) with randomized data values to explore different corner cases.

These sequences allow for comprehensive testing of the counter's behavior under various conditions, ensuring that it functions correctly across different types of operations. By executing these sequences within the UVM framework, the testbench can verify the DUT's responses to different stimuli and confirm its correct functionality.

#### **UVM Driver Overview**


The UVM Driver is a crucial component in the UVM testbench architecture. It is responsible for driving the transactions (sequence items) generated by the sequencer to the Design Under Test (DUT). The driver takes the sequence items and translates them into signal-level actions that are applied to the DUT. It typically interacts with the DUT through a set of interfaces, ensuring that the required signals are driven on the DUT's ports. The driver plays a key role in mimicking real-world behavior and ensuring that the DUT is tested in a variety of conditions, based on the sequences provided.

#### Counter Driver Overview

The Counter Driver extends from the uvm\_driver class and is specifically designed to interface with the counter\_if interface and the counter\_sequence\_item. It processes the transactions that are created by the UVM sequence and converts them into actual signal values that are driven onto the DUT

Key Components and Functions of the Counter Driver:

- 1. **Interface (counter\_if):** The Counter Driver uses the counter\_if interface to communicate with the DUT. This interface includes signals such as clk, rst, inc, ld, and data in, which the driver manipulates based on the sequence items.
- 2. Counter Sequence Item (counter\_sequence\_item): The Counter Driver takes transactions from the sequence items, which define actions like incrementing the counter, loading data, or resetting the counter. The driver converts these actions into corresponding signal drives on the DUT.
- 3. **Transfer Task:** The main function of the Counter Driver is the transfer task. This task is responsible for taking the transaction from the sequence item and converting it into the corresponding control signals and data for the DUT. This includes asserting the correct control signals (e.g., inc, ld, rst) and providing the appropriate data\_in to the DUT.



#### **UVM Monitor Overview**

The UVM Monitor is a crucial component of the UVM testbench that is responsible for observing and capturing the activity in the DUT (Design Under Test). It does not interact with the DUT directly to apply inputs but rather monitors and reports on the outputs or responses from the DUT. The monitor collects data, typically in the form of transactions, and sends it to analysis ports for further analysis or reporting. The monitor typically uses the same interface as the driver to observe the DUT's signals and gather information about the DUT's operation during simulation.


#### Counter Monitor Overview

The Counter Monitor extends the uvm\_monitor class and is specifically designed to monitor the behavior of the counter DUT. It communicates with the DUT via the counter\_if interface, which is used to observe signals such as data in, q, inc, ld, and rst.

The Counter Monitor monitors the signals coming from the DUT and creates transactions in the form of counter\_sequence\_item. These transactions represent the actual request (input to the DUT) and response (output from the DUT) for the counter operations. The monitor class has two analysis ports:

- 1. **Request Port:** This port is used to send the request transaction, which represents the input signals or the operation being performed by the DUT (e.g., increment, load, reset).
- 2. **Response Port:** This port is used to send the response transaction, which reflects the output from the DUT, such as the updated counter value.

By using these ports, the Counter Monitor passes the captured transactions to other testbench components, such as the scoreboard, for further verification.



# Predictor / Golden Model Overview

A Predictor (or Golden Model) is a key component in a UVM testbench used to model the expected behavior of the DUT (Design Under Test). It acts as a reference model, simulating how the DUT is supposed to operate under given input conditions. The Predictor receives transactions (sequence items) from the monitor, processes them based on a known algorithm or specification, and generates expected results. These predicted results are sent to a comparator, typically through a scoreboard, to verify that the DUT's output matches the expected behavior.


The Predictor ensures correctness by providing a "golden" output, making it a crucial part of functional verification.

#### Counter Predictor Overview

The Counter Predictor extends the uvm\_component class and is designed to predict the behavior of the 8-bit counter DUT. It models the counter's operations, including increment, reset, and load, based on the inputs provided by the sequence items.

#### **Key Features:**

- 1. **TLM Analysis FIFO:** The predictor uses a UVM TLM analysis FIFO to receive sequence items from the monitor. The FIFO acts as a buffer, ensuring that the predictor processes transactions in the correct order.
- 2. **UVM Put Port:** The predictor includes a UVM put port to send the predicted results (expected counter outputs) to the comparator or scoreboard. This allows seamless integration into the verification environment.
- 3. **Transaction Processing:** The predictor processes the received sequence items by simulating the counter's operations (increment, load, reset) and generates the predicted results.



## **UVM Scoreboard Overview**


The UVM Scoreboard is a critical component in a UVM testbench used to validate the DUT's output by comparing it against the expected (predicted) results. The scoreboard collects actual data from the monitor and predicted data from the predictor and performs a comparison to identify mismatches. It acts as the central checker in the verification environment, ensuring that the DUT behaves as specified.

A well-designed scoreboard isolates the comparison logic, making it reusable and easy to debug when mismatches occur

#### Counter Scoreboard Overview

The Counter Scoreboard extends the uvm\_component class and is tailored to verify the outputs of the 8-bit counter DUT. It performs the following key tasks:

- 1. **Analysis FIFO:** Receives actual results from the monitor via a UVM TLM analysis FIFO.
- 2. Get Port: Obtains predicted results from the predictor using a UVM get port.
- 3. **Comparison Function:** Compares the actual results from the DUT with the predicted results from the predictor and logs any mismatches for debugging.



## **UVM Environment Overview**

The UVM Environment serves as the top-level container for all testbench components in a UVM-based verification setup. It integrates drivers, monitors, sequencers, scoreboards, and other verification components, managing their interactions and data flow. The environment provides a structured and modular way to build reusable and scalable testbenches, ensuring that all components work together seamlessly to verify the DUT.

#### Counter Environment Overview

The Counter Environment extends from the uvm\_env base class and is specifically designed for the 8-bit counter verification. It encapsulates all the required components and coordinates their operation to validate the counter's functionality.


#### Components:

- 1. **Driver:** Converts transactions from the sequencer into DUT signal-level interactions.
- 2. **Monitor:** Observes DUT signals and converts them back into transactions.
- 3. **Sequencer:** Drives sequences of transactions to the driver.
- 4. **Predictor:** Generates expected results (golden model) based on the input transactions.
- 5. **Scoreboard:** Compares the DUT's actual results with the predictor's expected results.
- 6. **TLM FIFO:** Connects the predictor's output with the scoreboard, ensuring data flow between them.

#### **Key Features:**

- 1. **Reset Sequence:** Executes first to initialize the DUT.
- 2. **Parallel Execution:** After the reset, the increment, load, and random sequences are executed concurrently using the fork-join mechanism in the run phase.

# Pictorial Representation



# Conclusion

The verification of the 8-bit counter using the Universal Verification Methodology (UVM) was a successful demonstration of creating a reusable, modular, and scalable testbench. The structured approach of UVM enabled us to clearly define components such as the driver, monitor, sequencer, predictor, and scoreboard, ensuring comprehensive functional verification of the Design Under Test (DUT).

The integration of UVM sequences allowed the creation of targeted and randomized test scenarios, ensuring robust coverage of all functionality, including reset, increment, and load operations. The use of TLM FIFOs and analysis ports facilitated seamless communication between components, further enhancing the verification process.

This project provided valuable insights into the following:

- 1. The power of UVM in streamlining verification tasks for both simple and complex designs.
- 2. The importance of modularity in testbench development for ease of reuse and scalability.

This document stands as a comprehensive guide to understanding and implementing UVM-based verification, offering a practical reference for similar projects in the future.