计算机组成原理实验报告 LAB01

题目: __ 运算器部件 ALU ___

学号: PB16020923

实验目的

- 1、复习 Verilog 语法
- 2、知道如何用 Verilog 实现运算器部件 ALU

实验内容

- 1、设计一个算术运算单元 ALU
- 2、采用纯组合逻辑设计
- 3、32bit 宽
- 4、完成7种运算功能

实验分析

- 1、模块化设计,alu一个模块,计算斐波那契数列一个top模块。
- 2、alu 模块使用 case 语句判断 7 种操作类型。

实验结果


(1) ALU 测试


输入运算数

输入操作码

op=0 时, out=0

op=1 时, out=15(=32'b00000000000000000000000001111)






op=4 时, out=32'b00000000000000000000000001111

op=5 时, out=32'b000000000000000000000000001111


op=6 时,out=32'b1111111111111111111111111111110000



(2) 斐波那契数列计算测试

<1>输入 a=2, b=2

(过程为 22461016)



<2>输入 a=1,b=3

(过程为13471118)

| Name | Value | 0 ns | 200 ns | 400 ns | 600 ns | 800 ns |
|------------------|--------------|------|---------|---|----------|--------|
| ▶ 🌄 result[31:0] | 000000000000 | | | 000000000000000000000000000000000000000 | | |
| ▶ 🚮 a[31:0] | 000000000000 | K | 0000000 | 000000000000000000 | 00000001 | |
| ▶ 🚮 b[31:0] | 000000000000 | K | 0000000 | 00000000000000000 | 00000011 | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

附录:

一、 模块源代码

top.v

```
module top(
    input [31:0] a,
    input [31:0] b,
    output [31:0] result
);
    wire [31:0] tmp[0:4];
    assign tmp[0]=a;
    assign tmp[1]=b;
    alu alu1(tmp[0],tmp[1],5'h01,tmp[2]);
    alu alu2(tmp[1],tmp[2],5'h01,tmp[3]);
    alu alu3(tmp[2],tmp[3],5'h01,tmp[4]);
    alu alu4(tmp[3],tmp[4],5'h01,result);
endmodule
```

alu.v

```
parameter A NOP =5'h00; //nop
parameter A ADD =5'h01; //sign add
parameter A SUB =5'h02; //sign sub
parameter A AND =5'h03; //and
parameter A OR =5'h04; //or
parameter A XOR =5'h05; //xor
parameter A NOR =5'h06; //nor
module alu(
   input [31:0] alu_a,
   input [31:0] alu b,
   input [4:0] alu op,
   output reg [31:0] alu out
   );
   always@(*)
      case (alu op)
          A_NOP: alu_out = 0;
          A ADD: alu out = alu a + alu b;
          A SUB: alu out = alu a - alu b;
          A AND: alu out = alu a & alu b;
          A OR : alu out = alu a | alu b;
          A_XOR: alu_out = alu_a ^ alu_b;
          A NOR: alu out = ~(alu a | alu b);
          default: alu out = 0;
       endcase
endmodule
```

toptest.v

```
module toptest;
   // Inputs
   reg [31:0] a;
   reg [31:0] b;
   // Outputs
   wire [31:0] result;
   // Instantiate the Unit Under Test (UUT)
   top uut (
       .a(a),
       .b(b),
      .result(result)
   );
   initial begin
       #10
       // Initialize Inputs
      a = 2;
      b = 2;
       // Wait 100 ns for global reset to finish
      #100;
       // Add stimulus here
   end
endmodule
```

alutest.v

```
module testbunch1();

// Inputs
reg [31:0] a,b;
reg [4:0] op;
// Outputs
wire [31:0] out;
alu alu(a,b,op,out);
```

```
initial begin
      op=5'h00;
      a=10;
      b=5;
      #20;
      op=5'h01;
      a=10;
      b=5;
      #20;
      op=5'h02;
      a=10;
      b=5;
      #20;
      op=5'h03;
      a=10;
      b=5;
      #20;
      op=5'h04;
      a=10;
      b=5;
      #20;
      op=5'h05;
      a=10;
      b=5;
      #20;
      op=5'h06;
      a=10;
      b=5;
      #20;
   end
endmodule
```