scientific analog

# Putting Together: Simulating Digital PLL with XMODEL


Scientific Analog, Inc.

July 2017



#### PLL Model


- Approximate s-domain continuous-time model
  - Enables simple analysis on loop dynamics
  - Valid up to ~f<sub>ref</sub>/10 due to sampling delay [F. Gardner]



-

### PLL Loop Dynamics

$$H(s) = \frac{\Delta\Phi_{out}(s)}{\Delta\Phi_{in}(s)} = N \frac{2\zeta\omega_n s + \omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$




Phase Step Responses



#### **Alternate PLL Model**

• Upon the detection of  $\phi_{err}$ , the PLL makes changes to the oscillator phase ( $\Delta \phi$ ) and frequency ( $\Delta \omega$ )



$$\frac{\omega_n}{\omega_{ref}} = \sqrt{\frac{\Delta\omega}{2\pi\omega_{ref}\phi_{err}}} \qquad \zeta = \frac{\Delta\phi}{4\pi(\omega_n/\omega_{ref})\phi_{err}}$$

### Digital Loop Filter Model

models/digital\_lf.sv

```
assign in_ext = \{\{9\{in[3]\}\}\}, in\};
                                              sign extension
always @(posedge clk or reset) begin
    if (reset) begin
         acc <= init value;</pre>
                                              initialization
         out <= init value;
    end
    else begin
         acc <= acc + in_ext;</pre>
                                              PI-controller
         out <= Kp*in_ext + Ki*acc;</pre>
    end
end
               How would you determine Kp & Ki?
```

## **Digital PLL**

 $\bullet \phi_{err}$  that causes a unit change in the TDC output is:

$$\phi_{err} = 2\pi/K_{TDC}$$

• Then the resulting  $\Delta \phi$  is:

$$\Delta \phi = 2\pi \cdot K_P \cdot K_{DCO}$$

• And the resulting  $\Delta \omega$  is:

$$\Delta\omega = K_I \cdot K_{DCO} \cdot \omega_{ref}$$

Therefore,

$$\frac{\omega_n}{\omega_{ref}} = \frac{\sqrt{K_I K_{DCO} K_{TDC}}}{2\pi} \qquad \zeta = \frac{K_P K_{DCO} K_{TDC}}{4\pi (\omega_n/\omega_{ref})}$$

### **Exercise: Digital PLL**

• Consider a 1.5-GHz PLL with N=16,  $K_{TDC}$  = 50 steps/UI, and  $K_{DCO}$  = 0.004%; assuming that  $K_{I}$ =1 and determine  $\omega_{n}/\omega_{ref}$  and  $K_{P}$  that yields  $\zeta$ =1

### **Exercise: Digital PLL**

- Consider a 1.5-GHz PLL with N=16,  $K_{TDC}$  = 50 steps/UI, and  $K_{DCO}$  = 0.004%; assuming that  $K_{I}$ =1 and determine  $\omega_{n}/\omega_{ref}$  and  $K_{P}$  that yields  $\zeta$ =0.7~1
- Answer:

$$\frac{\omega_n}{\omega_{ref}} = \frac{\sqrt{K_I K_{DCO} K_{TDC}}}{2\pi} = \frac{\sqrt{1 \cdot 0.004 \cdot 0.01 \cdot 50}}{2\pi} \approx 0.0071$$

$$K_P = \frac{4\pi\zeta\omega_n/\omega_{ref}}{K_{DCO}K_{TDC}} = \frac{4\pi\cdot(0.7\sim1)\cdot0.0071}{0.004\cdot0.01\cdot50} \approx 31\sim44.7$$


I would choose K<sub>P</sub> of 32 (why?)

### Digital PLL Model

#### models/dpll.sv


# **Exercise: Locking Transient**

#### •sim/tb\_locking:




#### Results

#### Before lock



#### After lock






### **Verifying PLL Behaviors**

- You have simulated the PLLs both in transient and in locked state but is that enough to validate the design?
  - No, we only know that the PLL can lock; but we don't know how well it does
- PLL designers would like to validate the PLL against the desired metric (e.g. bandwidth and damping factor)
  - Measure the phase step response in time domain, or
  - Measure the phase transfer function in frequency domain
- With XMODEL, we can do both easily

### Phase Step Response in PLL


• Expected response from the s-domain model ( $\omega_n = 2\pi \times 2MHz$ ,  $\zeta = 1.0$ )



### **Generating the Phase Step**

How can we generate a step change in the input clock phase?


One possible way is to use a mux....



 The easier way is to use variable domain transformation (VDT) primitives in XMODEL ■ 15


### phase\_to\_clk Primitive

- Takes an xreal-type signal and generates a clock with the corresponding phase
  - It can also generate multi-phase clocks and add noise



# clk\_to\_freq Primitive

 Measures the frequency of a clock signal and produces the corresponding signal output



**—** 17


#### **Exercise**

Simulate the phase step response of the PLL

The skeleton code is given sim/tb\_phasestep/tb\_phasestep.sv

• Use a reference clock with a step phase change of


1-rad at t=2us



#### Hints

 Use *phase\_to\_clk* primitive to generate the reference clock


Use step\_gen primitive to generate the step signal



#### **Answer**


```
xreal step;
step_gen #(.init_value(0.0), .change(1), .delay(2e-6)) step_gen(step);
phase_to_clk #(.freq(freq_ref)) clk_gen(.in(step), .out(clk_ref));
```

#### Step response






### Phase Step Response in PLL



 More effective way to validate the loop dynamics is to measure its phase-domain transfer function

#### Measuring PLL Jitter Transfer Function


- Apply a sinusoidal jitter (SJ) input and measure the amplitude/phase of the resulting SJ output
  - And sweep the SJ frequency to collect the transfer function



\_\_\_\_ 22

### **Generating Sinusoidal Clock Jitter**

One way is to combine sin\_gen with phase\_to\_clk




- Also, the clk\_gen primitive in XMODEL can also generate a clock with sinusoidal jitter
  - Use SJ\_amp and SJ\_freq parameters to set its amplitude and frequency

### Measuring PLL Jitter Transfer Function

Expected TF from the s-domain model

• 
$$\omega_n = 2\pi \times 2MHz$$
,  
 $\zeta = 1.0$ 



#### **Exercise**

 Measure the phase-domain transfer function (also called jitter transfer) of the PLL

- Hint: since a set of repetitive simulations is needed, it would be convenient to write an automated script
  - XMODEL comes with a Python support library for that purpose, called "XMULAN"

#### **Answers**

- See tb\_tran.sv.empy and jtran.py located in
   \$XMODEL\_HOME/example/bin directory
- •tb\_jtran.sv.empy is a template testbench in empy:

### Running jtran.py


Example of using jtran.py script:

```
$ ${XMODEL_HOME}/example/bin/jtran.py \
    --t_lock 1e-6 --freq_ref 93.75e6 \
    --freq_max 20e6 --freq_min 0.2e6 --num_sweep 15 \
    --cmd models/dpll.f --source tb_jtran.sv.empy \
    --var tb_jtran.clk_fb
```

- Some options (type 'jtran.py –h' for a full list):
  - --t\_lock 1e-6 : run initial transient simulation for 1us
  - --freq\_ref 93.75e6 : use reference frequency of 93.75MHz
  - --freq\_max, --freq\_min, --num\_sweep : set the frequency sweep range

#### Results


```
$ cd sim/tb_jtran
$ make
```



### **Jitter Histogram Simulation**


 One way to evaluate the PLL noise performance is to plot its jitter histogram: sim/tb\_jhist/tb\_jhist.sv

```
$ cd sim/tb_jhist
$ make
```



## Plotting Jitter Histogram in XWAVE

First, click "+" tab and select "Add Analysis Page"



# Plotting Phase Noise in XWAVE

You can also plot phase noise spectrum in XWAVE:

