

scientific  
analog

# ***XMODEL*** Primitives


---

Scientific Analog, Inc.

July 2017

# Overview

- *XMODEL* provides an extensive library of primitives that help you compose analog models and testbenches
- This lecture will cover their essentials



# ***XMODEL*** Primitives List

---

- **Functions**

- add, multiply, deriv, integ, integ\_mod, filter, select, limit, power, pwl\_func, poly\_func, transition, sample, compare, dac, adc, ...

- **Circuits**

- resistor, capacitor, inductor, switch, diode, nmosfet, pmosfet, vsource, isource, vprobe, iprobe, vcvs, vccs, ccvs, cccs, ...

- **Logic gates**

- buf\_xbit, inv\_xbit, nand\_xbit, nor\_xbit, and\_xbit, or\_xbit, xor\_xbit, xnor\_xbit, mux\_xbit, dff\_xbit, ...

- **Domain translators**

- clk\_to\_freq, clk\_to\_phase, clk\_to\_period, clk\_to\_duty, clk\_to\_delay, freq\_to\_clk, phase\_to\_clk, period\_to\_clk, ...

## ***XMODEL*** Primitives List (2)

---

- **Stimulus generators**

- dc\_gen, noise\_gen, step\_gen, exp\_gen, sin\_gen, pwl\_gen, clk\_gen, pulse\_gen, pat\_gen, prbs\_gen, ...

- **Probes**

- probe\_xbit, probe\_xreal, probe\_bit, probe\_real, probe\_freq, probe\_phase, probe\_period, probe\_duty, probe\_delay, dump, ...

- **Connectors**

- xbit\_to\_bit, bit\_to\_xbit, xreal\_to\_real, real\_to\_xreal, xreal\_to\_xbit, xreal\_to\_bit, real\_to\_xbit, real\_to\_bit, xbit\_to\_xreal, bit\_to\_xreal, xbit\_to\_real, bit\_to\_real, ...

# Accessing On-line Documentation

- Use '-h' command for on-line help:

```
$ xmodel -h
...
list of help topics:
      function      Functions
      gate          Logic gates
      circuit       Circuit elements
      stim          Stimulus generators
      meas          Probes
      vdt           Domain translators
      connect       Connectors
```

- Offline documentation is located at **`$XMODEL_HOME/doc/XMODEL_Reference_Manual.pdf`**

## Accessing On-line Documentation (2)

- Use '-h TOPIC' to get a list of primitives of each category:

```
$ xmodel -h stim
=====
TOPIC stim
=====
The XMODEL stimulus generator primitives provide means to
generate various stimulus waveforms both in analog and
digital format.

list of stimulus generator primitives:
    clk_gen      A digital clock generator.
    dc_gen       Analog DC generator
    exp_gen      Analog exponential signal generator
    noise_gen    Noise generator
    ...
```

## Accessing On-line Documentation (3)

- Use `'-h PRIMITIVE'` to get the documentation on each primitive:

```
$ xmodel -h sin_gen
=====
PRIMITIVE sin_gen
=====
Analog sinusoid generator
```

The 'sin\_gen' primitive generates a sinusoidal signal that can optionally be exponentially decaying or frequency/amplitude-modulated.

The generated stimulus waveform  $V(t)$  is defined as follows:  
for  $t < \text{delay}$ :  
$$V(t) = \text{offset} + \text{amp} * \text{AM\_offset} * \sin(\text{init\_phase})$$
  
...

# Stimulus and Probe Primitives


---

- Both stimulus and probe primitives are useful when composing testbenches
  - Stimulus primitives generate input stimuli
  - And probe primitives record results
- The available stimulus primitives are:
  - Analog output (xreal): dc\_gen, exp\_gen, noise\_gen, pwl\_gen, sin\_gen, step\_gen
  - Digital output (xbit): clk\_gen, pat\_gen, prbs\_gen, pulse\_gen






# Exercise #1: Generate Waveforms

- Complete a testbench in `prims/tb_stim_ex/tb_stim.sv` that generates the following 3 waveforms



# Exercise #1: Hints



Use:

- *pwl\_gen* primitive (piecewise linear)


- *step\_gen* primitive

- *pulse\_gen* primitive

- Refer to the online/offline documentations for the full details for each primitive

# *pwl\_gen* Primitive

```
pwl_gen #(.data('{t1, v1, t2, v2, ...}')) my_gen(signal);
```



- I/O description

| Name | I/O    | Type  | Description   |
|------|--------|-------|---------------|
| out  | output | xreal | signal output |

- Parameters

| Name   | Type       | Default                 | Description                         |
|--------|------------|-------------------------|-------------------------------------|
| data   | real array | {0.0, 0.0, 1.0e-9, 1.0} | PWL data series (time, value pairs) |
| period | real       | -1.0                    | A repetition period in seconds      |

## *probe\_{xreal,xbit,real,bit}* Primitives

- Record the waveform of the corresponding-typed signal into a file in a JEZ or FSDB format
- I/O description:

| Name | I/O   | Type | Description    |
|------|-------|------|----------------|
| in   | input |      | Signal to save |

- Parameters:

| Name     | Type   | Default      | Description                          |
|----------|--------|--------------|--------------------------------------|
| filename | string | "xmodel.jez" | Output filename                      |
| start    | real   | 0.0          | Absolute time to start the recording |
| stop     | real   | -1.0         | Absolute time to stop the recording  |
| abstol   | real   | 1e-4         | Absolute tolerance                   |
| reltol   | real   | 1e-2         | Relative tolerance                   |
| format   | string | "jezbinary"  | Format version                       |


## Exercise #1: Answer

- Located in `prims/tb_stim_ex/answer/tb_stim.sv`

```
pwl_gen    #(.data('{10e-9,1,20e-9,2,35e-9,-0.5,40e-9,0.2}'))  
           v0_gen(pwl_signal);  
  
step_gen   #(.init_value(0.4),.change(0.4),.delay(10e-9))  
           v1_gen(step_signal);  
  
pulse_gen  #(.init_value(1),.delay(10e-9),.width(10e-9),  
             .period(30e-9))  
           v2_gen(pulse_signal);
```


# Math Function Primitives

- Math Functions primitives perform mathematical or logical operations on analog signals
  - e.g. add, scale, multiply, deriv, integ, integ\_mod, poly\_func, pwl\_func, limit, power, select



## *add* Primitive

- Computes a weighted sum of multiple xreal-typed signals



- I/O description:

| Name       | I/O    | Type        | Description        |
|------------|--------|-------------|--------------------|
| <b>out</b> | output | xreal       | output signal      |
| <b>in</b>  | input  | xreal array | input signal array |

- Parameters:

| Name          | Type       | Default   | Description         |
|---------------|------------|-----------|---------------------|
| <b>num_in</b> | integer    | 2         | size of input array |
| <b>scale</b>  | real array | {1.0,1.0} | weighting factors   |

## *add* Primitive (2)

- Usage examples:

- $\text{out1} = a - b + 2 * c$

```
xreal  a, b, c, out1;  
add    #(.num_in(3), .scale('{1.0, -1.0, 2.0}'))  
      I1 (.in({a, b, c}), .out(out));
```

- $\text{out2} = (\text{in}[0] + \text{in}[1] + \text{in}[2] + \text{in}[3]) / 4.0;$

```
xreal  out2;  
xreal  [3:0] in;  
add    #(.num_in(4), .scale('{0.25, 0.25, 0.25, 0.25}'))  
      I2 (.in(in), .out(out));
```




## Exercise #2

---

- Compose a testbench that generates a 100-MHz square-wave signal by adding the following 4 harmonic sinusoidal signals:
  - Signal #1: 100MHz, 1-V amplitude sinusoid
  - Signal #2: 300MHz, 1/3-V amplitude sinusoid
  - Signal #3: 500MHz, 1/5-V amplitude sinusoid
  - Signal #4: 700MHz, 1/7-V amplitude sinusoid
  - Start with the skeleton **prims/tb\_fourier/tb\_fourier.sv**

## Answer #2

- Solution located in **prims/tb\_fourier/answer/tb\_fourier.sv**
- Simulation waveform (check out the event markers!):



# *XMODEL* Waveform Recording

---

- By inserting the following lines in the testbench, you can record signal waveforms without having to individually place the *probe* primitives

```
initial begin
    $xmodel_dumpfile();
    $xmodel_dumpvars();
end
```

## \$xmodel\_dumpfile()

---

- Defines the name and format of the dump file
- **Usage: `$xmodel_dumpfile(filename, [version])`**
  - *filename* : name of the dump file; its extension defines the file format (e.g. ".jez" for JEZ and ".fsdb" for FSDB format)
  - *version* : file format version; currently used only for JEZ format files (e.g. "jezbinary" for binary and "jezascii" for ASCII format)
  - [...] denotes optional arguments
- **Examples**
  - `$xmodel_dumpfile("xmodel.jez", "jezascii");`
  - `$xmodel_dumpfile("xmodel.fsdb");`


## **\$xmodel\_dumpvars()**

---

- Defines the variables to be monitored and dumped
- Usage: **`$xmodel_dumpvars([option spec]*, [module or variable]*)`**
- Examples:
  - **`$xmodel_dumpvars();`**  
: dumps all the variables in the current scope and below
  - **`$xmodel_dumpvars("level=1", module1);`**  
: dumps only the variables in module1
  - **`$xmodel_dumpvars("start=10e-9:stop=200e-9", var1, var2, var3);`**  
: dumps var1, var2, var3 from 10ns to 200ns

## Exercise #3

- What is the expected result of the following testbench: `prims/tb_poly_func`?




## *poly\_func* Primitive

---

- Computes the polynomial expression of one or more input signals
- The **data** array parameter defines the coefficients
- Example 1: when **num\_in** = 1
  - $\text{out} = \text{data}[0] + \text{data}[1]*\text{in} + \text{data}[2]*\text{in}*\text{in} + \dots$
  - Note: `data[0]` is the first element of the data array
- Example 2: when **num\_in** = 2
  - $\text{out} = \text{data}[0] + \text{data}[1]*\text{in}[1] + \text{data}[2]*\text{in}[0] + \text{data}[3]*\text{in}[1]*\text{in}[1] + \text{data}[4]*\text{in}[1]*\text{in}[0] + \text{data}[5]*\text{in}[0]*\text{in}[0] + \text{data}[6]*\text{in}[1]*\text{in}[1]*\text{in}[1] + \text{data}[7]*\text{in}[1]*\text{in}[1]*\text{in}[0] + \dots$

# Answer #3: Simulation Waveform






## Exercise #4

---

- Generate a 5-V amplitude sinusoid and clip its level at 3V maximum and -2V minimum
- Use **prims/tb\_limit/tb\_limit.sv** as a skeleton

## *limit* Primitive

- Limit the input signal to a specified range
  - $[lower\_limit, upper\_limit]$



- Parameters:

| Name               | Type | Default | Description |
|--------------------|------|---------|-------------|
| <b>lower_limit</b> | real | 0       | lower bound |
| <b>upper_limit</b> | real | 1.0     | upper bound |

# Answer #4


- Located in **prims/tb\_limit/answer/tb\_limit.sv**

```
xreal      in_signal, out_signal;

sin_gen    #(.freq(100e6), .amp(5.0))
            inst_sin (in_signal);


limit      #(.upper_limit(3), .lower_limit(-2))
            inst_limit (.out(out_signal), .in(in_signal));
```

- Simulated waveforms:




## Other Math Primitives

- **scale**: scale a signal by a constant factor
  - $y = cx$
- **power**: raise to an m-th power
  - $y = x^m$
- **multiply**: multiply analog signals
  - $y = x_1 x_2 x_3 \dots$
- **select**: select one among multiple analog inputs
  - An analog multiplexer



## Exercises with Function Primitives

- Prob #1. Compute  $y = (2x + 3)^2$ 
  - Complete the skeleton in `prims/prob1/prob1.sv`
- Prob #2. model an amplifier with a gain of 2 and its output limited to  $[-5, +5]$  range
  - Complete the skeleton in `prims/prob2/prob2.sv`



## Answers: Prob #1 & #2

---

- Prob #1: located in **prims/prob1/answer/prob1.sv**

```
pwl_func #(.data('{-2.5, -5, 2.5, 5})) gen_y(.in(x), .out(y));
```

- You can also use a combination of *scale*, *add*, and *power* primitives


- Prob #2: located in **prims/prob2/answer/prob2.sv**

```
poly_func #(.data('{9, 12, 4})) pf(.in(x), .out(y));
```

- You can also use a combination of *scale* and *limit* primitives

# Modeling Linear Systems

- Available primitives:
  - deriv, filter, filter\_var, integ, integ\_mod



- A ***filter*** primitive can model any LTI systems
  - Others are special cases of the *filter* primitive
  - e.g. *deriv*:  $H(s) = s$ , *integ*:  $H(s) = 1/s$

## *filter* Primitive

- *filter* primitive describes an LTI system with:
  - Transfer function:  $H(s)$
  - Transport delay: delay
- The transfer function  $H(s)$  can be described in two forms:

- (1) 
$$H(s) = gain \times \frac{\left(1 + \frac{s}{2\pi z_1}\right) \left(1 + \frac{s}{2\pi z_2}\right) \dots \left(1 + \frac{s}{2\pi z_N}\right)}{\left(1 + \frac{s}{2\pi p_1}\right) \left(1 + \frac{s}{2\pi p_2}\right) \dots \left(1 + \frac{s}{2\pi p_M}\right)}$$

- (2) 
$$H(s) = \sum_{i=1}^n \frac{b_i}{(s+a_i)^{m_i}}$$

- All coefficients can be complex numbers



## *filter* Primitive (2)

- When using method #1 to describe  $H(s)$ 
  - Need a list of poles and zeros
  - Format: a list of real and imaginary parts of poles/zeros
  - Also possible to use a file when the list is long

```
poles = '{real(p1), imag(p1), real(p2), imag(p2), ...}'  
zeros = '{real(z1), imag(z1), real(z2), imag(z2), ...}'
```

- Example: a 1<sup>st</sup> order filter with a 400MHz pole

```
filter #(.poles('{4e8, 0}'), .zeros('{0}')) filter1(.in(in),  
.out(out))
```

Pole at 4e8

No zeros

## *filter* Primitive (3)

- List of parameters:

| Name            | Type       | Default    | Description            |
|-----------------|------------|------------|------------------------|
| <b>filename</b> | string     | " "        | Filter parameter files |
| <b>poles</b>    | Real array | {1e9, 0.0} | Pole list              |
| <b>zeros</b>    | Real array | {0}        | Zero list              |
| <b>delay</b>    | Real       | 0          | Transport delay        |
| <b>gain</b>     | Real       | 1          | DC gain                |

## Exercise #5


---

- Simulate a step response of a linear filter that has two poles at 10MHz and 100MHz
  - Complete `prims/tb_filter/tb_filter.sv`

## Answer #5


- Located at `prims/tb_filter/answer/tb_filter.sv`

```
filter      #(.poles('{10e6, 0, 100e6, 0}))  
filter(.out(out_signal), .in(in_signal));
```




# Primitive for A/D Conversion

- Primitives for converting between analog and digital signals
  - transition, slice, compare, dac, adc



## *slice* Primitive

- Slice compares an *xreal*-typed input signal to an *xreal*-typed reference signal, and gives an *xbit* result



- Parameters:

| Name      | Type | Default | Description              |
|-----------|------|---------|--------------------------|
| threshold | real | 0.0     | Threshold for comparison |

## Exercise #6

---


- Generate a sinusoidal signal with a 2-V amplitude and 1-V offset and slice it at 0.5V
  - Complete `prims/tb_slice/tb_slice.sv`

# Answer #6

- Located at  
**prims/tb\_slice/  
answer/tb\_slice.sv**

```
xreal    in_signal, ref_signal;
xbit     out_signal;

sin_gen  #(.freq(100e6), .offset(1.0), .amp(2.0))
in_sig_gen(in_signal);
dc_gen   #(.value(0.5))
ref_sig_gen(ref_signal);
slice    #(.threshold(0.0))
slice(.out(out_signal), .in(in_signal), .in_ref(ref_signal));
```






## *compare vs. slice* Primitives

---

- The **compare** primitive is similar to **slice** primitive except that **compare** requires a triggering clock
  - *compare* models a clocked comparator
  - *slice* models a continuous slicer
- The **compare** primitive can also model time-varying characteristics such as:
  - Finite sampling aperture (limited bandwidth)
  - Finite regeneration time (limited gain; metastability)
  - Latency varying with input magnitude
  - See more details in the *XMODEL reference manual*

## *transition* Primitive

- Converts an xbit-typed signal to an xreal-typed signal with finite rise and fall transition times



- Parameters:

| Name             | Type | Default | Description                                     |
|------------------|------|---------|---|
| <b>value0</b>    | real | 0.0     | Signal level for an xbit input '0'              |
| <b>value1</b>    | real | 1.0     | Signal level for an xbit input '1'              |
| <b>rise_time</b> | real | 0.0     | Transition time from the input level '0' to '1' |
| <b>fall_time</b> | real | 0.0     | Transition time from the input level '1' to '0' |
| <b>delay</b>     | real | 0.0     | Propagation delay                               |

## Exercise #7


---

- Convert a periodic clock signal into an analog signal that swings between **-5** and **+5** with a rise time of **37ps** and fall time of **22ps**
  - Complete `prims/tb_transition/tb_transition.sv`

# Answer #7

- Located at  
prims/  
tb\_transition/answer/  
tb\_transition.sv

```
transition #(.value0(-0.5), .value1(0.5),  
            .rise_time(37e-12), .fall_time(22e-12))  
transition(.out(out_signal), .in(in_signal));
```



## Exercises with Function Primitives (2)

---

- Prob. #3: Simulate the responses of a 1st-order filter with a 400-MHz bandwidth to the following inputs
  - An ideal step
  - A ramp with a slope of 1V/1ns
  - A ramp with a slope of 1V/5ns
- Prob. #4: Design an 3-bit ADC with arbitrary threshold levels given as:
  - 0.5, 1.1, 1.8, 2.5, 3.2, 4.0, 4.7
- Complete the skeletons in **prims/prob3** and **prims/prob4**

# Answer: Prob #3

- Located at: **prims/prob3/answer/prob3.sv**

```
`include "xmodel.h"


module prob3;
    xreal in0 ,in1, in2;
    xreal out0, out1, out2;

    step_gen    #(.change(1)) p0(in0);
    pwl_gen     #(.data('{0, 0, 1e-9, 1})) p1(in1);
    pwl_gen     #(.data('{0, 0, 5e-9, 1})) p2(in2);

    filter      #(.poles('{4e8, 0})) filter0(.in(in0), .out(out0));
    filter      #(.poles('{4e8, 0})) filter1(.in(in1), .out(out1));
    filter      #(.poles('{4e8, 0})) filter2(.in(in2), .out(out2));

    initial begin
        $xmodel_dumpfile();
        $xmodel_dumpvars();
    end
endmodule
```


# Answer: Prob #3 (2)



## Answer: Prob #4

- An ideal *adc* preceded by a *pwl\_func* primitive can model any non-ideal ADCs
- Q: how would you determine the piecewise linear function?


ADC with arbitrary thresholds





# Answer: Prob #4 (2)

- Located at: `prims/prob4/answer/prob4.sv`




# Logic Gate Primitives

---

- Logic gate primitives perform the logical operation on ***xbit***-typed digital signals
  - Available ones include: `inv_xbit`, `buf_xbit`, `and_xbit`, `or_xbit`, `xor_xbit`, `delay_xbit`, `interp_xbit`, `mux_xbit`, `dff_xbit`, `tribuf_xbit`, ...
- Note that ***xbit***-typed signals model digital signals whose timing must be accurate (e.g. clocks & pulses)
  - e.g. performing analog operations in time domain
- For other Boolean signals, use ***wire*** or ***reg*** types in Verilog

## *inv\_xbit* Primitive

- Inverts the input signal with an accurate delay



- Parameter:


| Name  | Type | Default | Description       |
|-------|------|---------|-------------------|
| delay | real | 0.0     | Propagation delay |

- Example: an inverter with 120ps delay:

```
inv_xbit #(.delay(120e-12)) inv1 (.out(out),.in(in));
```


## Exercise #8

- Simulate the responses of a phase-frequency detector (PFD) to two input clocks with a small frequency difference
  - Testbench is in `prims/tb_pfd`




## Answer #8: Simulation Waveforms

- The up/down output signals have net pulsewidths that correspond to the timing error between the two input clocks



# Variable Domain Translators (VDT)

- VDT primitives convert between a clock and its property (such as frequency, period, phase, duty-cycle, delay, etc.)
- Useful when modeling oscillators, delay-lines, pulse-width modulators (PWMs), duty-cycle adjusters, ...





## Exercise #9

---

- Generate a 1-GHz clock whose duty-cycle varies as a 20-MHz sinusoid ranging from 20% to 80%
- Complete `prims/tb_duty_to_clk/tb_duty_to_clk.sv`

# Answer #9


- Located at  
prims/  
tb\_duty\_to\_clk/  
answer/tb\_duty\_to\_clk.sv





## *duty\_to\_clk* Primitive

- Generates a clock signal whose duty-cycle varies with the input signal



- I/O signals


| Name | I/O    | Type       | Description      |
|------|--------|------------|------------------|
| out  | output | xbit array | Clock output     |
| in   | Input  | xreal      | Duty-cycle input |

- Parameters

| Name | Type | Default | Description |
|------|------|---------|-------------|
| freq | real | 1e9     | Frequency   |
| ...  |      |         |             |


# VDT Probe Primitives

- Some probes can measure the properties of a clock directly
  - Examples: probe\_freq, probe\_period, probe\_phase, probe\_delay, probe\_duty, ...



# Connect Primitives

- Connect primitives convert between xreal <-> real or xbit <-> bit
  - Useful for interfacing non-XMODEL models (e.g. Verilog models, SPICE models, ...)



## *real\_to\_xreal / xreal\_to\_real* Primitive

- Convert an real-type / xreal-type signal to a xreal-type / real type signal, respectively
- I/O description:

| Name       | I/O    | Type       | Description                |
|------------|--------|------------|----------------------------|
| <b>out</b> | output | xreal/real | xreal/ real output signal. |
| <b>in</b>  | Input  | real/xreal | real/ xreal Input signal.  |

- Parameters (for *xreal\_to\_real*):

| Name          | Type   | Default    | Description                           |
|---------------|--------|------------|---------------------------------------|
| <b>mode</b>   | string | "variable" | Sampling mode ("variable" or "fixed") |
| <b>period</b> | real   | 0.0        | Sampling period (for "fixed")         |
| <b>abstol</b> | real   | 1e-6       | Absolute tolerance                    |
| <b>reltol</b> | real   | 1e-3       | Relative tolerance                    |

## Notes on Converting *xreal* to *real*

---

- *XMODEL* gives you fast speed because it generates very small number of events while describing accurate analog waveforms
- However, if you convert an actively changing signal to a real-typed variable, many events will be generated
  - The very reason why Real-Number Verilog is slow
- Spare-use real-typed variables only for signals that does not vary (DC) or vary in a discrete fashion

## Exercises with VDT Primitives



---

- Prob. 5: sample a 100-kHz sinusoidal signal with various rates and try to reconstruct the original signal with a low-pass filter
  - Try sampling rates of 110KHz, 210KHz, 500KHz, 10MHz
  - Observe any aliasing effects
- Prob. 6: generate a 100-kHz clock whose duty varies as  $x$ 
  - $x$  is a clipped signal of  $y$  within the range of  $[0.05, 0.9]$
  - $y$  is the absolute value of a 60-Hz, unit-amplitude sinusoid
- Complete **prims/prob5** and **prims/prob6**

# Answer: Prob #5


- Located in  
**prims/prob5/  
answer/  
prob5.sv**

$f_{\text{sample}} = 110\text{kHz}$



## Answer: Prob #6


- Located in **prims/prob6/answer/prob6.sv**
- Other alternative ways of computing the absolute value exist





# Circuit Primitives

- With circuit primitives, you can model circuits directly in SystemVerilog
  - Available ones: resistor, capacitor, inductor, diode, nmosfet, ...
  - Useful when modeling loading effects, nonlinear behaviors, time-varying (switching) behaviors, ...




```

module sc_converter(
    input xreal in,
    output xreal out,
    input xbit ck, ckb
);
    xreal    n1, n2;
    switch   sw1(.pos(in), .neg(n1), .ctrl(ck));
    switch   sw2(.pos(n1), .neg(out), .ctrl(ckb));
    switch   sw3(.pos(n2), .neg(out), .ctrl(ck));
    switch   sw4(.pos(n2), .neg(`ground), .ctrl(ckb));
    capacitor #(C(1e-12)) C1(.pos(n1), .neg(n2));
    capacitor #(C(1e-12)) C2(.pos(n2), .neg(`ground));
endmodule

```

## Exercise #10

- Simulate the step responses of RC-filters
- Testbench: **prims/tb\_rc\_filter**



## *capacitor* Primitive


- This primitive models a two-terminal capacitor
- I/O description:

| Name | I/O   | Type  | Description       |
|------|-------|-------|-------------------|
| pos  | Input | xreal | Positive terminal |
| neg  | Input | xreal | Negative terminal |

- List of parameters:


| Name | Type | Default | Description       |
|------|------|---------|-------------------|
| C    | real | 1F      | Capacitor size    |
| ic   | real | 0       | Initial condition |

# Answer #10: Simulated Waveforms




## *switch* Primitive

- The ***switch*** primitive models a variable resistance controlled by a digital, ***xbit***-typed input (***ctrl***)
  - ***R<sub>0</sub>*** is the resistance when the ***ctrl***=0
  - ***R<sub>1</sub>*** is the resistance when the ***ctrl***=1
  - One of them is the on-resistance (low value) while other is the off-resistance (high value)




## Exercise #11

- Simulate the settling response of a switched-capacitor 2:1 step-down DC-DC converter
- Testbench: **prims/tb\_swcap**




## Answer #11

- The output voltage settles to  $\sim 2.5\text{V}$  as expected
- Try seeing the event markers by pressing 'M'



## *nmosfet / pmosfet Primitive*


- *nmosfet* and *pmosfet* primitives approximate the MOSFET transistor behaviors as linear  $I_{DSAT}$  model
- Accurate enough for high- $V_{GS}$ , velocity-saturated devices but not for devices near thresholds






## Exercise #12

- Simulate the response of a differential amplifier with different input amplitudes
- Testbench: **prims/tb\_diffamp**




## Answer #12

- With 0.1V-amplitude swing on the input *inp*
- Press 'M' to see how many events are generated



## Answer #12 (2)

- With 0.15V-amplitude swing on the input *inp*
- How many events are generated this time?



scientific  
analog

# Waveform Dumping in *XMODEL*

---

Scientific Analog, Inc.

November 2016

# Overview

---

- *XMODEL* provides a set of system calls to facilitate waveform dumping
  - `$xmodel_dumpfile`, `$xmodel_dumpvars`, ...
  - Analogous to Verilog's `$dumpfile`, `$dumpvars`, ...
- The waveform can be dumped either in JEZ format or in FSDB format
  - JEZ is the proprietary format that gives the fastest simulation speed (can be viewed using *XWAVE*)
  - FSDB-format files can be viewed using other commercial waveform viewers

# Available Commands

---

- **\$xmodel\_dumpfile()**
  - Defines the dump file name and format
- **\$xmodel\_dumpvars()**
  - Defines the variables to be dumped
- **\$xmodel\_dumpon() / \$xmodel\_dumpoff()**
  - Enables/disables dumping
- **\$xmodel\_dumpall()**
  - Dumps all the variable values being monitored
- **\$xmodel\_dumpflush()**
  - Flushes the memory content to the file

## **\$xmodel\_dumpfile()**

---

- Defines the name and format of the dump file
- **Usage: `$xmodel_dumpfile(filename, [version])`**
  - *filename* : name of the dump file; its extension defines the file format (e.g. ".jez" for JEZ and ".fsdb" for FSDB format)
  - *version* : file format version; currently used only for JEZ format files (e.g. "jezbinary" for binary and "jezascii" for ASCII format)
  - [...] denotes optional arguments
- **Examples**
  - `$xmodel_dumpfile("xmodel.jez", "jezascii");`
  - `$xmodel_dumpfile("xmodel.fsdb");`

## \$xmodel\_dumpvars()

---

- Defines the variables to be monitored and dumped
- **Usage:** `$xmodel_dumpvars([option spec]*, [module or variable]*)`
  - *option spec*: can be a string of “*arg=value*” or a pair of arguments (i.e. “*arg=*” and *value*). Multiple argument/value pairs can appear in one string argument using comma separators
  - *modules or variables*: a list of modules or variables of which value-changes are to be monitored. If no modules or variables are given, the current module is assumed
  - \* denotes that arbitrary number of arguments can be used



## \$xmodel\_dumpvars() (2)

---

- **Available options:**

- ***level=<depth>*** : the level of monitoring depth. For instance, "level=0" means the current level and all lower levels below. "level=1" means only the current level and "level=2" means the current level and one level below.
- ***type=<vartype1>,<vartype2>, ...*** : a comma-separated list of variable types to be monitored. Possible types are *xbit*, *xreal*, *reg*, *wire*, *bit*, *int*, *integer*, and *real*.
- ***stat=<statistical mode (1 or 0)>*** : a flag to enable/disable statistical data recording; it's used only for JEZ format.
- ***start=<start time>*** : absolute time (in seconds) to start dumping
- ***stop=<stop time>*** : absolute time (in seconds) to stop dumping

## Examples with `$xmodel_dumpvars()`

---

- `$xmodel_dumpvars();` : dumps all the variables in the current scope and below
- `$xmodel_dumpvars("type=xbit,xreal");` : dumps all the xbit and xreal-typed variables in current scope and below
- `$xmodel_dumpvars("level=1", module1);` : dumps only the variables in module1
- `$xmodel_dumpvars("start=10e-9:stop=200e-9", var1, var2, var3);` : dumps var1, var2, var3 from 10ns to 200ns
- `$xmodel_dumpvars("level=", 0, "stat=", 1);` : dumps all the variables in the current scope and below with the statistical recording option on

# Miscellaneous Commands

---

- The following commands take no arguments and have the same functionalities with the corresponding Verilog system calls (e.g. \$dumpon, \$dumpoff, ...)
  - **\$xmodel\_dumpon()** : enables waveform dumping
  - **\$xmodel\_dumpoff()** : disables waveform dumping
  - **\$xmodel\_dumpall()** : dumps all the variables at the current time step
  - **\$xmodel\_dumpflush()** : flushes the buffer content to file

scientific  
analog

# Measurement & Checker Primitives in *XMODEL*

---

Scientific Analog, Inc.

November 2016


# Overview

---

- The first set of *XMODEL* primitives to measure the waveform characteristics during simulation:
  - Trigger primitives
  - Measurement primitives
  - Checker primitives
- One can compose a variety of measurement/checker statements by putting together these primitives
  - Like MIT's scratch


## Quick Example

- Measuring the delay from  $s1$ 's rising to the  $v1$ 's rising by combining **trig\_\*** primitives with **meas\_\*** primitives



# Trigger Primitives

- Trigger primitives generate a time trigger when a specific event occurs for the input signal
- Trigger is an xbit-typed variable that:
  - Initially "X"
  - Changes to 1 and subsequently toggles between 1 and 0 whenever the event occurs



## ***trig\_cross***: Trigger for Voltage Crossing

---

- ***trig\_cross*** #(.threshold, .delay, .times) inst (.in, .out);  
: triggers *out* when xreal-typed *in* crosses *threshold*  
  *N* times after *delay*
- Default parameter values:
  - threshold = 0.0
  - delay = 0.0
  - times = 0 (<=0 means whenever)
  - direction = 0 (+1: rising, -1: falling, 0: both)



## ***trig\_rise/fall***: Trigger for Rising/Falling

---

- ***trig\_rise*** #(.threshold, .delay, .times) inst (.in, .out);  
: triggers *out* when xreal-typed *in* rises above *threshold* *N* times after *delay*
- ***trig\_fall*** #(.threshold, .delay, .times) inst (.in, .out);  
: triggers *out* when xreal-typed *in* falls below *threshold* *N* times after *delay*
- NOTE: ***trig\_rise*** and ***trig\_fall*** are equivalent to ***trig\_cross*** with the parameter *direction* set to +1 and -1, respectively

## *trig\_edge*: Trigger for Bit Transitions

---

- ***trig\_edge*** #(.delay, .times) inst (.in, .out);  
: triggers *out* when xbit-typed *in* has *N*-th transitions after *delay*
- Default parameter values:
  - delay = 0.0
  - times = 0 (<=0 means whenever)
  - direction = 0 (+1: rising, -1: falling, 0: both)

## ***trig\_posedge/negedge***

---

- ***trig\_posedge*** #(.delay, .times) inst (.in, .out);  
: triggers *out* when xbit-typed *in* has N-th rising transition after *delay*
- ***trig\_negedge*** #(.delay, .times) inst (.in, .out);  
: triggers *out* when xbit-typed *in* has N-th falling transition after *delay*
- NOTE: ***trig\_posedge*** and ***trig\_negedge*** are equivalent to ***trig\_edge*** with the parameter *direction* set to +1 and -1, respectively



## *trig\_time*: Trigger at Specific Times

---

- ***trig\_time*** #(.delay, .period) inst (.out);  
: triggers *out* when time = *delay* + N\**period*
- Default parameter values:
  - delay = -1.0 (delay < 0 means end of simulation)
  - period = 0 (period <= 0 means no repeating)

# Measurement Primitives

- Measurement primitives measure the properties of signals over a time interval indicated by triggers
  - e.g. measuring the average of a signal within  $t = [t_1, t_2]$
- The measurement result is a ***real***-typed value



## *meas\_value, slope, deriv*

---

- ***meas\_value*** inst(.in, .trig, .out);  
***meas\_slope*** inst(.in, .trig, .out);  
***meas\_deriv*** #(.order) inst(.in, .trig, .out);  
: measures the value, slope, or N-th derivative of *in*  
at the time instant indicated by *trig*
- NOTE: ***meas\_slope*** is equivalent to ***meas\_deriv*** with  
the parameter *order* set to 1

## *meas\_max, min, avg, integ, pp, rms*

---

- ***meas\_max*** inst(.in, .out, .from, .to);  
***meas\_min*** inst(.in, .out, .from, .to);  
***meas\_avg*** inst(.in, .out, .from, .to);  
***meas\_integ*** inst(.in, .out, .from, .to);  
***meas\_pp*** inst(.in, .out, .from, .to);  
***meas\_rms*** inst(.in, .out, .from, .to);  
: measures the maximum, minimum, average,  
integral, peak-to-peak, and root-mean-squared  
(RMS) values of in over a time interval marked by  
two triggers [*from, to*]

## *meas\_time, delay, period*

---

- ***meas\_time*** inst(.trig, .out);  
: measures the time instant of the trigger *trig*
- ***meas\_delay*** inst(.from, .to, .out);  
: measures the time difference between two triggers *from* and *to*
- ***meas\_period*** inst(.trig, .out);  
: measures the time difference between two consecutive trigger events of *trig*



## *meas\_cross, rise, fall*

- ***meas\_cross*** #(.threshold, .delay, .times) inst (.in, .out);  
***meas\_rise*** #(.threshold, .delay, .times) inst (.in, .out);  
***meas\_fall*** #(.threshold, .delay, .times) inst (.in, .out);  
 : measures time when xreal-typed *in* crosses, rises  
 above, or falls below *threshold* *N* times after *delay*
- NOTE: these primitives are short-cuts to using  
***trig\_cross, rise, fall*** with ***meas\_time***, e.g.:

```
trig_cross #(.threshold, .delay, .times) inst1 (.in(in), .out(trig));
meas_time inst2 (.trig(trig), .out(out));
```


## *meas\_edge, posedge, negedge*

- ***meas\_edge*** #(.delay, .times) inst (.in, .out);  
***meas\_posedge*** #(.delay, .times) inst (.in, .out);  
***meas\_negedge*** #(.delay, .times) inst (.in, .out);  
: measures time when xbit-typed *in* has *N*-th rising,  
falling, or both transitions after *delay*
- NOTE: these primitives are short-cuts to using  
***trig\_edge, posedge, negedge*** with ***meas\_time***, e.g.:

```
trig_edge #(.delay, .times) inst1 (.in(in), .out(trig));  
meas_time inst2 (.trig(trig), .out(out));
```

# Example: Risetime Measurement


- Measuring the 10-to-90% risetime of a signal



```
xreal signal;  
xbit trig1, trig2;  
real risetime;  
  
trig_rise #(.threshold(0.1*vdd)) inst1 (.in(signal), .out(trig1));  
trig_rise #(.threshold(0.9*vdd)) inst2 (.in(signal), .out(trig2));  
meas_delay inst3(.from(trig1), .to(trig2), .out(risetime));
```

## Example: Delay Measurement


- Measuring the delay between signal1 and signal2:



```
xbit signal1, signal2, trig1, trig2;  
real delay;  
  
trig_posedge inst1 (.in(signal1), .out(trig1));  
trig_posedge inst2 (.in(signal2), .out(trig2));  
meas_delay inst3 (.from(trig1), .to(trig2), .out(delay));
```

## Example: Period Measurement

- Measuring the time between two adjacent rising edges



```
xbit signal, trig;  
real period;  
  
trig_posedge inst1 (.in(signal), .out(trig));  
meas_period inst2 (.in(trig), .out(period));
```