

#### Simulation:




#### **RTL Viewer:**


# 1- The RISC\_V Processor




### 2-ALU




#### 3- Control Unit




#### 4- Main Decoder




#### 5- ALU Decoder




### 6- Data Memory




### 7- Instruction Memory



### 8- Program Counter



# 9- Register File



## 10-Sign Extend

