ECE6217 Lab 2: Current Mirror Circuit

09/12/2022

TA: You Zhou

E-mail: yzhou57@gwu.edu

Examine Fig. 20.2. In this figure we show a current mirror and the equivalent circuit representation of a current source. Looking at M1, we can write

$$I_{REF} = I_{D1} = \frac{KP_n}{2} \frac{W_1}{L_1} (V_{GS1} - V_{THN})^2 (1 + \lambda (V_{DS1} - V_{DS1,sat}))$$
 (20.1)

knowing $V_{DS1} = V_{GS1}$ and $V_{DS1,sat} = V_{GS1} - V_{THN}$. For M2, we write

$$I_O = I_{D2} = \frac{KP_n}{2} \frac{W_2}{L_2} (V_{GS1} - V_{THN})^2 (1 + \lambda (V_O - V_{DS1,sat}))$$
 (20.2)

noting $V_{GS1} = V_{GS2}$, $V_{DS1,sat} = V_{DS2,sat}$, and V_O is the voltage across the current source. Looking at the ratio of the drain currents, we get

$$\frac{I_O}{I_{REF}} = \frac{W_2/L_2}{W_1/L_1} \cdot \frac{1 + \lambda(V_O - V_{DS1,sat})}{1 + \lambda(V_{DS1} - V_{DS1,sat})}$$
(20.3)




Figure 20.2 The current mirror and how we think about it.

Generally, the lengths of the devices in the current mirror are equal (let's assume they are for the moment). If, also at this time, we don't concern ourselves with channel-length modulation ($\lambda = 0$), we get a very useful result, that is,

$$\frac{I_O}{I_{RFF}} = \frac{W_2}{W_1}$$

$$I_D = \mu_e C'_{ox} \frac{W}{L} \left[\left(V_{GS} - V_{TH} \right)^2 - \frac{1}{2} \left(V_{GS} - V_{TH} \right)^2 \right] = \frac{1}{2} \mu_e C'_{ox} \frac{W}{L} \left(V_{GS} - V_{TH} \right)^2$$

$$K = \mu_e C'_{ox} \qquad \beta = K \frac{W}{L}$$

Process and Design Parameters
$$K = \mu_e C'_{ox} \qquad \beta = K \frac{W}{L}$$

$$I_{D} = \begin{cases} K \frac{W}{L} \left[(V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^{2} \right] & \text{triode} \\ \frac{K}{2} \frac{W}{L} (V_{GS} - V_{TH})^{2} = \frac{\beta}{2} (V_{GS} - V_{TH})^{2} & \text{saturation} \end{cases}$$

CHANNEL LENGTH MODULATION IN SATURATION

Modified Saturation-region drain current in presence of CLM

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L - \Delta L} (V_{GS} - V_{TH})^2$$


• Assuming incremental change ΔL is much less than L

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \left(1 + \frac{\Delta L}{L} \right)$$

$$\frac{\Delta L}{L} \alpha V_{DS} = \lambda \ V_{DS} \qquad \begin{array}{c} \lambda \ is \ a \ process \ technology \ parameter \\ \text{it accounts for how a certain semiconductor proces} \\ \text{technology responds to changes in the drain to} \\ \text{source voltage} \end{array}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS})$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \left(1 + \frac{V_{DS}}{V_A} \right)$$
 $V_A = \frac{1}{\lambda}$



(20.4) (IEEE Press Series on Microelectronic Systems) R. Jacob Baker - CMOS_Circuit Design, Layout, and Simulation -Wiley-IEEE Press (2010) (1)


Create a new Library for ECE6217

- Go to Library manager window
- From the menu, select File ->New ->Library
- You will see a dialog like this
- NAME: ECE6217 lab
- Attach to existing tech library" section,

select: AMI 0.60u C5N (3M, 2P, high-res)

Press OK

Ensure no errors



Create a New design


 From the Library Manager, click on the "ECE6217_lab" library you just created.

• From the menu, choose File->New->Cellview, and fill in the form

as shown below.

• In the cell Field, type "Current_mirror"

Click always when you see "Upgrade License"






Instancing parts to create the Current Mirror circuit

- From the Menu choose: Create -> Instance
- Choose "nmos4"
- The default size for this "nmos" is
- W/L = 1.5um/0.6um

• Then create another nmos with the same parameters





Build mirror current circuit

- From the instance menu, choose "gnd" and place it under the transistors.
- Adding I/O Pins, press P to add "Vin" and "Vout" as input signal and output signal.
- Then connect the Pins and electronic components with wires.

Build mirror current circuit


Click check and save after you build this circuit to see if there are any errors.





Make a symbol

Create -> Cellview -> From Cellview




Create a Testbench

In the Library Manager, click on your "ECE6217_lab" Library.

- From the Library Manager Menu choose: File-> New-> Cellview...
- Fill it as shown below, to create a new cell called: current_mirror_tb
- Click Ok. A new Composer-Schematic window appears.
- Create -> Instance:
- Vdd X2
- vdc: 5V DC voltage X2
- res: 1 K ohm
- gnd
- Create -> ECE6217_lab -> current mirror
- Connect the power source component with the current mirror circuit
- Save and check if there are any errors

Testbench



Simulation


• Launch ->ADE L

In the Simulation window, select **Setup -> Simulator/Directory/Host**

Ensure the Simulator cyclic field is reading **Spectre.** Leave other fields to default.


In the simulation window, select **Setup -> Model Libraries...**

Ensure that the files shown below are in the list, if not, browse for the following files using the <...>




Choosing Analyses

- From the menu choose Analysis -> Choose...
- The form appears.
- Select the "trans" analysis or "dc"
- Set stop time = 150u as shown in the figure



Choose the simulation node

- Outputs -> to be plotted ->from schematic
- Click on the nodes as shown below.(do not choose wire)



Run simulation



Assignment

Finish the Layout of current mirror circuit

• Change the width (w) of the nmos close to the output Pin from 1.5 um to 3 um and see what will happen.