

Haoning Jiang

Tel: (+86) 19374881249; E-mail: hjiangbq@connect.ust.hk

EDUCATION

The Hong Kong University of Science and Technology

PhD student, RCSL Lab(supervised by Prof. Zhang Wei), Electronic & Comp Eng

Hong Kong SAR, China

2026 - 2030(Expected)

Southern University of Science and Technology

Bachelor in Electrical & Electronic Eng

Shenzhen, Guangdong, China

2022 - 2026

INTERNSHIP EXPERIENCE

Artificial Intelligence Algorithm Intern

Changsha, Hunan, China

Ascend LLM team, Hunan Kunpeng Ecological Innovation Research Center

Jan 2025 – Mar 2025

- 1) Host technical workshops on Diffusers framework practices and reinforcement learning in Ascend LLM team, covering stable diffusion, distributed training, LoRA fine-tuning, custom pipeline development, post-training techniques like group relative policy optimization(GRPO) algorithm.
- 2) Implemented tiled matrix computation and online softmax to avoid the deployment of full attention matrix, reducing GPU memory usage by 45% with same accuracy.

PUBLICATION

[C.1] B. Liu, **H. Jiang**, H. Zhang, X. Gao, Z. Kong, X. Tang, Z. David, and Y. Lin, “GRAIN: A Design-Intent-Driven Analog Layout Migration Framework”, Design, Automation and Test in Europe(DATE), 2026.

[C.2] H. Wu*, **H. Jiang***, Z. Wang, Y. Ou, B. Yuan, Y. Lu, and J. Jiang, “Parallel Critic-Free Reinforcement Learning with Direct Parameter Space Mapping for Large-Scale Analog LDO Sizing.” IEEE International Symposium on Circuits and Systems(ISCAS), 2026.

[C.3] H. Wu*, **H. Jiang***, Y. Ou, Z. Wang, Q. Shen, B. Yuan, Y. Lu, and J. Jiang, “ACEMARL: Adaptive Clustering Enhanced Multi-Agent Reinforcement Learning for Analog Circuit Sizing” Design, Automation and Test in Europe(DATE), 2026.

[C.4] **H. Jiang***, H. Wu*, Y. Ou, Z. Wang, T. Chen, and J. Jiang, “FD-MAGRPO: Functionality-Driven Multi-Agent Group Relative Policy Optimization for Analog-LDO Sizing,” in Association for the Advancement of Artificial Intelligence(AAAI), 2026.

[C.5] J. Wang, **H. Jiang**, J. Wang, R. Chen, C. Zhuang, J. Song, “SPECTRUM: Synergistic Precision Extraction and Chart Transformation Tool for Robust Unified Power Semiconductor (IGBT) Datasheet,” EExPolytech, 2025.

[C.6] Y. Shi, X. Zhang, J. Ji, **H. Jiang**, C. Zheng, Y. Wang, and L. Qu, "HSENet: Hybrid Spatial Encoding Network for 3D Medical Vision-Language Understanding," arXiv preprint arXiv: 2506.09634, 2025. CVPR 2026 Findings.

[C.7] B. Liu, **H. Jiang**, H. Zhang, X. Gao, Z. Kong, X. Tang, Z. David, and Y. Lin, “GRAIN: A Design-Intent-Driven Analog Layout Migration Framework”, International Symposium of EDA(ISED), 2026.

[C.8] **H. Jiang**, R. M. Fok, X. Zhang, R. Sun, J. H. K. Yeung, K. Deng, and L. Qu, “DentalPSAM: Lifting SAM to Dental Plaque Segmentation with Hybrid 2D-3D Knowledge Fusion,” in International Conference on Medical Image Computing and Computer-Assisted Intervention (MICCAI), 2026.

[J.1] P. Guo*, R. Wang*, S. Zeng, J. Zhu, **H. Jiang**, Y. Wang, Y. Zhou, F. Wang, H. Xiong, and L. Qu, “Exploring the Vulnerabilities of Federated Learning: A Deep Dive into Gradient Inversion Attacks,” arXiv preprint arXiv:2503.11514, 2025. IEEE Transactions on Pattern Analysis and Machine Intelligence(TPAMI).

SERVICE

Reviewer and program committee member of AAAI2026, 2027

PATENT

Patent Name: MARL Optimization Method for Analog Circuits and Related Devices. Patent Type: Invention

Participants: Han Wu, Junmin Jiang, **Haoning Jiang**, Ziheng Wang, Zhuoli Ouyang, Bushu Liang

AWARDS& FUNDINGS

ASC25 World Supercomputing Competition:

International Second Prize (May. 2025)

APAC HPC-AI Competition:

Excellence Award (Top 8, Nov. 2024)

ASC24 World Supercomputing Competition:

International Second Prize (Apr. 2024)

Computer System Design Competition:

First Prize in South China Region

Guangdong Climbing Project 2025:

Received a grant of 20,000 RMB

HKSTP2025:

Received a grant of 100,000 RMB