EE3002/IM2002

Microprocessors

Tutorial 10

 Based on the following exception handlers addresses, complete the partial Vector Table with the appropriate instructions at their respective exception address.

| Exception | Handler Address |
|-----------------------|---|
| ••• | ••• |
| Software Interrupt | 0x4000000 |
| Undefined Instruction | 0x3020 |
| Reset | 0x40001000 |
| | Assume that this 32-bit address is stored |
| | at 0xEFC |

| address | Exception | Instruction |
|---------|-----------------------|-------------|
| 0x10 | | |
| 0х0С | ••• | |
| 0x08 | Software interrupt | ? |
| 0x04 | Undefined instruction | ? |
| 0x00 | Reset | ? |

Types of Vector Table Entry

The vector table entries commonly contain branch instructions of one of the following forms

➤ MOV pc, #immediate

This MOV copies an immediate value into the PC. It let you span the full address space but at limited alignment (the address must be an 8-bit immediate rotated *right* by an *even* number of bits).

➤B <addr>

This branch instruction provides a branch relative from pc. offset = (addr - pc) < +/-32M

►LDR pc, [pc, #offset]

This LDR instruction loads the handler address from memory to the pc. The address is an absolute 32-bit value stored close to the vector table. Loading this absolute literal value will result in a slight delay in branching to a specific handler due to the extra memory access. However, you can branch to any address in memory.

Software Interrupt

- Use MOV pc, #0x40000000
- Byte rotation scheme: MOV pc, #04, 4

Undefined instruction exception

- Use B undefinedHandler
- As the handler offset address from current pc is < 32MB (0x1FFFFFFF)</p>
- \rightarrow pc = 0x4 + 0x8 (2 instructions ahead) = 0xC
- \rightarrow (0x3020 0xC = 0x3014) < 0x1FFFFFF

Reset exception

- Use LDR pc, [pc, #0xEF4]
- \triangleright Exception address = 0x0
- \rightarrow pc = 0x0 + 0x8 (2 instruction ahead) = 0x8
- \rightarrow Hence offset address = 0xEFC 0x8 = 0xEF4
- Okay as 0xEFC < 0xFFC (4KB)</p>

2. Name three ways in which FIQ interrupts are handled more quickly than IRQ interrupts.

- FIQs have a higher priority than IRQs when they occur simultaneously
- ii. The FIQ vector is at the top of the vector table allowing you to place the handler there, eliminating the need to change the PC, as you must with the IRQ vector
- iii. FIQ mode contains extra FIQ-specific registers (r8-r12) which allows you to not have to push some data on the stack on an FIQ call.

3. How many external interrupt lines does the ARM7TDMI have? If you have eight interrupting devices, how would you handle this?

- > Two.
- If more than two sources of interrupt, they will need to be connected to an interrupt controller
- An Interruption Controller (IC) connects multiple external interrupts to one of the two ARM interrupt requests.
- It also prioritizes the interrupt sources and signals the ARM processor via the two interrupt lines.
- Sophisticated controller can be programmed to allow an external interrupt source to cause either an IRQ or FIQ exception.

4. Write an SWI handler that accepts the number 0x1234.

When the handler sees this value, it should reverse the bits in register r9 and store the result in r2.

The SWI exception handler should examine the actual SWI instruction in memory to determine its number.

```
; input r9 = 0x12345678
;output r2 = 0x1E6A2C48
RAM BASE
               EQU 0x40000000
T bit
               EQU
                    0x20
                                        ;Thumb bit of CPSR/SPSR, that is, bit 5
Mode_SVC EQU 0x13
                                        ;bits for supervisor mode
Mode_USR
               EQU 0x10
                                       ;bits for user mode
                                       ;I bit = 1 disable IRQ
I bit
               EQU 0x80
                                       ;F bit = 1 disable FIQ
F bit
                EQU 0x40
               AREA SWIexample, CODE, READONLY
                ENTRY
                ;init exception vector table
                B reset handler
                B undefined_instruction_handler
                B SWI_handler
                B prefetch_abort_handler
                B data_abort_handler
                SPACE 4
                B IRQ handler
FIQ_handler
                ;handle FIQ here
```

undefined_instruction_handler prefetch_abort_handler data_abort_handler IRQ_handler B undefined_instruction_handler
B prefetch_abort_handler
B data_abort_handler
B IRQ handler

AREA resetHandler, CODE, READONLY

reset_handler

;handle reset exception here

LDR sp, =RAM_BASE+0x100

MSR cpsr_c, #Mode_USR

LDR sp, = $RAM_BASE + 0x200$

LDR r9, =0x12345678

SWI 0x1234

;init sp in svc mode

;enter user mode and

;enable I and F

;init sp in user mode

;trigger software interrupt

;x1234

;return from SWI

stop B stop


AREA swiHandler, CODE, READONLY


SWI_handler


```
;handle software interrupt here
STMFD sp!, {r4-r5, lr}
                                 ;Store registers
                                 ; disable I and F
        cpsr_c, #Mode_SVC:OR:I_bit:OR:F_bit
MSR
MRS
        r4, spsr
                                 ;Move SPSR into general
                                 ;purpose register
                                 ;Occurred in Thumb state?
TST
       r4, #T bit
LDRNEH r4,[lr,#-2]
                                 ;Yes: load halfword and...
BICNE r4,r4,\#0xFF00
                                 ; ...extract SWI number
LDREQ r4,[lr,#-4]
                                 ;No: load word and...
BICEQ r4,r4,#0xFF000000
                                 :...extract SWI number
;r4 now contains SWI number
       r5, =0x1234
LDR
CMP r4, r5
BLEQ ReverseR9
                                 ;call reverse subroutine
LDMFD sp!, {r4-r5, pc}^
                                 ;Restore the register,
                                 status and return
```

ReverseR9

```
STMFD sp!, {r4-r6, lr}
              MOV
                                           ;r4 is loop counter
                     r4,
                             #32
              MOV r5, r9
                                           ;save a copy of r9
                                            ;result in r2
              MOV r2, #0
              AND
                      r6, r5, #1
                                           ;r7=LSB of reg to be
loop
                                            ;reversed
                                           ;shift result left 1
                     r2, r6, r2, LSL #1
              ADD
              MOV
                     r5, r5, LSR #1
                                           ;look at new LSB of
                                            ;reg to be reversed
              SUBS
                     r4, r4, #1
                                           ;decrement counter
                      loop
                                            ;loop if not finish
              BNE
                             sp!, {r4-r6, pc}
              LDMFD
                                                   ;return
              END
```







5. When handling interrupts, why must the link register be adjusted before returning from the exception?

- Interrupt is only handled upon completing execution of the current executing instruction
- Interrupt handler called after execution is completed
- This implies that pc will be updated before the lr value is calculated
- Ir = (pc 4) actually points to two instructions beyond where interrupt has occurred
- Hence Ir need to be adjusted by one instruction on return from interrupt
- Therefore return address, Ir = (Ir 4)

| Exception | Return address |
|----------------------------|----------------|
| Reset | None |
| Data abort | Ir-8 |
| Prefetch abort | Ir-4 |
| FIQ, IRQ | Ir-4 |
| SWI, undefined instruction | Ir |