EE3002/IM2002

**Microprocessors** 

**Tutorial 8** 


1. State the validity for each of the following instructions. Explain why for those that is not valid.

```
a. STM r4, {r4-r6}
```

- b. LDM r4, {r4, r7}
- c. LDM r4!, {r4, r5}
- d. STMIA r5!, {r5, r4, r9}
- e. LDMDA r2, {}
- f. STMDB r15!, {r0-r3, r4, lr}

- a. STM r4, {r4-r6} valid
- b. LDM r4, {r4, r7} valid
- c. LDM r4!, {r4, r5}
   With this register combination, writeback results in UNPREDICTABLE behavior
- d. STMIA r5!, {r5, r4, r9}
  Register r5 is included in the register list, as well as being used as a pointer. The results are unpredictable when write-back is used in such a situation.

- e. LDMDA r2, {}
   At least one register must be transferred, otherwise result is unpredictable
- f. STMDB r15!, {r0-r3, r4, Ir}
  Using the program counter as the base pointer gives unpredictable results



2.

If register r6 holds the address 0x8000 and you execute the instruction

STMIA r6, {r7, r4, r0, lr}

Write the memory address now holds the value that was in registers r0, r4, r7 and lr respectively.


## Answer:

Address 0x8000 holds value in r0 (= 0x10)

Address 0x8004 holds value in r4 (= 0x14)

Address 0x8008 holds value in r7 (= 0x17)

Address 0x800C holds value in Ir (= 0xAB)



3. Assume that memory and registers r0 through r3 appears as follows:


Address			Register
0x8010	0x0000001	0x13	r0
0x800C	0xFEEDDEAF	OxFFFFFFF	r1
0x8008	0x00008888	OxEEEEEEE	r2
0x8004	0x12340000	0x8000	r3
0x8000	0xBABE0000		

Give the contents of the memory and registers that have been changed after executing the instruction LDMIA r3!, {r0, r1, r2}


# Q3 Ans:

Memory contents stay the same.


```
r0 = 0xBABE0000,
r1 = 0x12340000,
r2 = 0x00008888,
r3 = 0x0000800C
```



4. Suppose that a stack appears as shown in the original diagram below. Give the instruction(s) that would push or pop data so that memory appears in the order shown. In other words, what instruction would be necessary to go from original state to that shown in (a) and then (b) and then (c)?



#### **Address**



```
LDR sp, =0x000008008

LDR r1, =0xBABE2222

LDR r0, =0x12340000

STMDA sp!, {r1} ;gets you to (a)

STMDA sp!, {r0} ;gets you to (b)

LDMIB sp!, {r0, r1} ;gets you to (c)
```

5. Registers r0, r1 and r2 contain 0x1123, 0x2234 and 0x3356 respectively. What are the contents of each register after this sequence of instructions is executed? Suppose sp = 0x40001000 before the execution. Also show the contents of the stack.

```
STMFD sp!, {r0-r1} ;PUSH r0, r1
STMFD sp!, {r2} ;PUSH r2
LDMFD sp!, {r0, r2} ;POP r0, r2
LDMFD sp!, {r1} ;POP r1
```


Initially, registers r0, r1 and r2 contain 0x1123, 0x2234 and 0x3356 respectively

## PUSH r0, r1

### **Address**

	0x40001000	Oxxxxxxxxx
sp	0x40000FFC	0x00002234
<b>→</b>	0x40000FF8	0x00001123
	0x40000FF4	
	0x40000FF0	
	_	STMFD sp!, {r0-r1]

r1 0x00002234 r0 0x00001123




PUS	SH r2
-----	-------

#### **Address**

	0x40001000	Оххххххххх
	0x40000FFC	0x00002234
sp	0x40000FF8	0x00001123
<b>→</b>	0x40000FF4	0x00003356
	0x40000FF0	

r2 0x00003356

## STMFD sp!, {r2}




#### **Address**

### POP r0, r2

0x40001000	Оххххххххх
0x40000FFC	0x00002234
0x40000FF8	0x00001123
0x40000FF4	0x00003356
0x40000FF0	
	0x40000FFC 0x40000FF8 0x40000FF4

r2 0x00001123 r0 0x00003356

## LDMFD sp!, {r0, r2}




#### POP r1

### sp Address

<b>→</b>	0x40001000	Оххххххххх
	0x40000FFC	0x00002234
	0x40000FF8	0x00001123
	0x40000FF4	0x00003356
	0x40000FF0	

r1 0x00002234

## LDMFD sp!, {r1}



Eventually, registers r0, r1, r2 and sp contain 0x3356, 0x2234, 0x1123 and 0x40001000 respectively