Embedded SoC

Term Project

Designing General Purpose Parallel Compute Unit

범용 병렬 계산기 설계

우주선 조

2014161001 강승우

KOREATECH Univ, ki6080@gmail.com


Process with single powerful CPU
Data to process
Data to process
Fetch
Powerful function1
• (Not used)
Super poerful function 2
• (Not used)
Really powerful function 3
• (Not used)
Writeback
Process
Data processed


Process with numerous simple processors
Feed data
Powerful CPU
Data to process
Fetch
Receive data
Writeback
Process
Data processed

Concept

- Single Instruction performs 2^n operations
- Each thread has 16 32 bit general purpose registers.
- No programmable instruction memory, no flow control on its own.
- only logic & arithmetic operation supported.
  Instructions should be fed from outside.



Goal

Advanced SIMD operation

- Numerous independent processors executes same command at the same time
- Fast local memory access

Platform Independence

- Synthesis level independence (IP Interfacing)
- Application level independence

Ultra Fast Massive Data Processing

- 5 Stage pipelined architecture (Nested 2-stage pipelined FPU)
- Intensive RISC Instructions
- Can accept 200MHz input clock
  → 64 * 50MHz = 3.2GFlops per Core

Blueprint


Transaction
High-performance CPU
DATA BUS
Instr
Instruction Queue (FIFO)
Transaction
Processor Array

Core, Thread, Task



Core includes Threads.

Threads execute instructions in parallel

Large number of operations which is more than m
aximum thread count, will be abstract by task


Instruction from outside → Enqueued
ACLK
ACLK
INSTR[31:0]
Instr_in[31:0]
FIFO
POP_EN
Instr [31:0]
INSTR_CLK
PUSH
INSTR QUEUE
2KBeat size
INSTR_FULL
No more space in queue
INSTR_EMPTY
No operation
In progress
Queue is empty
3_CLK_FROM_
QUEUE_EMPTY
Next Instr[31:0]
Instr[5:0]
Operand Regs[7:0]
Condition[3:0]
Instruction decoder
Operands/
Constants
#0
[21:0]
Bubble Generator
Should stall
Destination Reg[3:0]
CW#0[?:0]
COND#1[3:0]
CW #1[?:0]
Operands/Constants
#1[21:0]
COND#1[3:0]
CW#1[?:0]
Operands/
Constants
#1 [21:0]
MEMCLK
GMEM_ADDR[31:0]
GMEM_WDAT[31:0]
GMEM_WEN
is a register
symbol. If there's not
any specific clk signal assigned, then
it will assign ACLK defaultly.
Constant
Memory,
Two ports
1KBeats
Use ACLK
Constant
#0 [9:0]
PORT 2
PORT 1
GMEMDAT #1[31:0]
Constant memory. This is a ROM in view of the thread
LMEM_ADDR[31:0]
LMEM_ADDR[31:10]
ADDR_
DECODER
Thread
Select[63:0]
Controller Domain
Core



Thread

- Two-stage Pipelined FPU
- Nested 1KBeat local memory (DP SRAM)
- Conditional Instruction Execution

Task

Abstract parallel process





Serial processing on actual execution

Interface

Data transaction

- Global memory write (Constant ROM)
- Local memory access
  - Write
  - Read

Queue instruction

- [Conditional] Arithmetic Operations
  - Floating point
  - Integer
- Load/Store operation

Code Example

```
void mult(float const* a, float const*b, size_t NumData, float* dst)
{
    CalcDevice pc;
    pc.ClearData();
    pc.SetSpacePerTask(sizeof(float)*3);
    pc.WritePerTask(
        /*Target data*/a,
        /*Number of tasks*/NumData,
        /*Ofst from task space*/0,
        /*Size per write*/sizeof(float));
    pc.WritePerTask(
        /*Target data*/b,
        /*Number of tasks*/NumData,
        /*Ofst from task space*/4,
        /*Size per write*/sizeof(float) );
```

Code Example

```
pc.ClearTaskQueue();
pc.QueueTaskLoadWord(
    // This operation will execute
    //  LDR DST, [r15 + OFST]
    // per task
    /*Target Register*/ r1,
    /*Data Ofst*/0);
pc.QueueTaskLoadWord(
    /*Target Register*/ r2,
    /*Data Ofst*/4);
pc.QueueTaskFMul(
    /*Target Register*/ r0,
    /*OPR A, B*/r1,
     r2);
pc.QueueTaskStoreWord(
    /*Target Register*/ r0,
    /*Data Ofst*/8);
```



Code Example

```
    pc.ExecuteTaskQueue();
    pc.Flush();
    pc.ReadPerTask(
        /*Destination*/dst,
        /*Number of tasks*/NumData,
        /*Ofst from task space*/8,
        /*Size per read*/sizeof(float)
    );
}
```

A kind of return procedure.

Milestone

- Design architecture
- Implement pipelined FPU
- Implement GPPCU device
- Composite overall system
  (As Memory Mapped Device)
- Program application (Device driver, Application)

Progress
On Week 5, May 2019

Concept

Week 3, May 2019 Thread Concept	Week 3, May 2019 Core Concept	Week 3, May 2019 Device Concept	Week 4, May 2019 Interface Concept	Week 4, May 2019 User-Level Usage Concept

Layout

Week 4, May 2019 Core Diagram	Week 5, May 2019 Thread Diagram	Week 5, May 2019 System Diagram

Implementation

On Progress Two-Stage FPU	Processor control word design	Pipeline design (Minimal prevent data hazard)

Thank you

Q & A