

Lab 1 Report


Experiment #1: Design circuit elements using universal NAND gate


AND Gate







XOR Gate







OR Gate









Half adder







• Full Adder

