THE ART OF WRITING TESTBENCHES

Department of Electronics and Communication Engineering Indian Institute of Technology, Roorkee

ECN 104 Digital Logic Design

Contents

1	Introduction	1
2	Types of Verilog Constructs 2.1 Synthesizable Verilog	2
	Basics of Writing a Testbench 3.1 The clock	3

1 Introduction

In the first assignment we studied the basics of Verilog HDL, which we extended in the second assignment and learnt about different modelling techniques. But one thing might still bug you, which is you have designed a module but how to verify it? This is where Verilog testbenches are used, testbenches are verilog module that have sole purpose of testing and verifying the design by simulating it, this can significantly decrease the errors in the design.

2 Types of Verilog Constructs

2.1 Synthesizable Verilog

Anything written such that it can represent a valid circuit will be synthesizable in Verilog, such code is used for designing modules.

Listing 1: Example of synthesizable Verilog code.

```
1
     // andGate4 is a four input AND gate that uses 3 2-input AND
     // gates to produce its result. resultTemp0 and resultTemp1 wires
 2
     // are used to connect output of two andGate2 to a another andGate2
 3
 4
     // This module uses andGate2 module from previous listing.
 5
     module andGate4(input0, input1, input2, input3, result);
        // Declare input and output
 6
7
        input input0, input1, input2, input3;
        output result;
8
9
        // Declare wire for connecting gates
10
11
        wire resultTemp0;
12
        wire resultTemp1;
13
         // Declare instances of 2-input AND gate
14
15
         andGate2(input0, input1, resultTemp0);
         andGate2(input2, input3, resultTemp1);
16
17
18
         andGate2(resultTemp0, resultTemp1, result);
     endmodule
19
```

2.2 Non-synthesizable Verilog

Modules written to verify other modules are non-synthesizable, such modules cannot represent a valid digital circuit.

Listing 2: Example of non-synthesizable Verilog code (testbench_1_1.v from Assignment 1).

```
1
    `timescale 1ns/1ps
 2
 3
   module testbench_1_1;
 4
       reg [31:0] inputSignal;
 5
       wire [31:0] result;
 6
       reg [31:0] failureCount;
 7
 8
       initial begin
 9
           failureCount = 0;
           inputSignal = 32'h00000000;
10
11
12
13
       always #10 inputSignal = inputSignal + 32'h00000111;
14
15
16
       // Initialize module
17
       module_1_1 uut(.inputSignal(inputSignal), .result(result));
18
19
20
       always @(result) begin
21
           if (result != inputSignal<<5) begin</pre>
               $display("Testcase for input: %d failed, output: %d, expected: %d.",
22
23
                         inputSignal, result, inputSignal<<5);</pre>
24
               failureCount = failureCount + 1;
25
           end
26
       end
27
28
       always @(inputSignal) begin
29
           if (inputSignal >= 32'h0fffffff) begin
               $display("Test completed, %d failed!", failureCount);
30
31
32
           end
       end
33
34
   endmodule // testbench1
```

2.3 Common Synthesizable and Non-Synthesizable Verilog constructs

Table 1: List of common operators used in Verilog

Synthesizable	Non-synthesizable
n-Dimensional vectors	Ports having dimensionality greater
(e.g. wire [1023:0] newWire [31:0];)	than 1
All operators	Delay statements
Part select	
If-else, case, casex and casez statements	
wires, regs	

3 Basics of Writing a Testbench

3.1 The clock

Every synchronous design has one or more clocks, these can be initialized by declaring a reg which would hold the state of the clock and changing it at the desired interval, an example of which is shown in Listing 3.

Listing 3: Example clock of time period 15 ns.

```
`timescale 1ns/1ps
 2 // Preceding preprocessing directive is very important when writing a
 3 // testbench, it indicates that all the timings are in steps of 1ns
 4 // and have a resolution of 1ps.
   // Timescales in Verilog are specified in the following format:
 7
   // `timescale <reference_time>/<precesion>
   // e.g.:
// `timescale 1ns/1ps
 8
 9 //
10 //
           If a delay statement is used such that, #x.y then the the
           simulation delay will be x.y ns.
11 //
12 //
13 //
           But the minimum delay you can achieve is log10(x/y), which for
14 //
           this example is 3 (since 1ns/1ps = 1ns/10^{-3}ns = 10^{3}).
15 //
16
   //
           Thus, #0.0002 with this example would give you a Ons delay
17
18
   module testbench;
      // Declare a new clk as reg
19
20
      reg clk;
21
22
       // Instantiate the module to test
23
       testModule uut(clk, ...ports...);
24
       // Initialize the clock to a value
25
       initial begin
27
           clk = 1'b0;
28
      end
29
30
      // Flip the clock every 7.5 ns
31
       always begin
32
           #7.500 clk = ~clk;
33
       end
   endmodule // testbench
```

Another and the preffered way to initialize a clock in Verilog is using the forever block, which is described in Listing 4.

Listing 4: Example clock of time period 15 ns using forever statement.

```
1
    `timescale 1ns/1ps
2
3
   module testbench;
      // Declare a new clk as reg
4
5
       reg clk;
6
 7
       // Instantiate the module to test
       testModule uut(clk, ...ports...);
9
10
       initial begin
                                      // Initialize the clock
11
           clk = 1'b0;
12
           forever begin
               #7.5 clk = \sim clk;
13
14
           end
15
       end
   endmodule // testbench
16
```

3.2 The I/O

For complete testing of a design you'll have to simulate the inputs to the module and verify its output. Inputs to a module are declared as reg while the output are declared as wire.

Inputs to a module are always changed from a procedural block, this is why they are declared as reg, while the outputs are just a connection from the output port of the module under test to your testbench. It is important to note here that output of a module can be left unconnected, but it is almost always a good idea to verify every output of a module.

Listing 5 shows how to declare I/Os of a module.

Listing 5: Example code showing how to initialize and read I/Os of a module.

```
1
    timescale 1ns/1ps
 2
   module testbench;
3
4
       reg clk;
5
       reg [3:0] inputA, inputB; // Declare 2 4-bit regs for input
6
       wire resultA, resultB;
                                     // Declare 2 wires for the output
 7
 8
       // Initialize our hypothetical module
 9
       testModule uut(clk, inputA, inputB, resultA, resultB);
10
11
       initial begin
12
           clk = 1'b0;
13
           forever begin
               #10 clk = \sim clk;
                                     // Declare a clk with T = 20ns
14
15
           end
       end
16
17
18
       // Note that a module can have multiple initial blocks
19
       initial begin
           inputA = 4'b0000;
20
21
           inputB = 4'b0000;
22
23
24
       initial begin
25
           #10
           forever begin
26
27
               #320
28
                  inputA = inputA + 4'b0001;
29
           end
30
       end
31
32
       initial begin
33
           #10
34
           forever begin
35
               #20
36
                  inputB = inputB + 4'b0001;
37
           end
38
       end
   endmodule // testbench
```

In the last example, all the initialization and stimulation was done using initial block, however if stimulating inputs using initial blocks is getting cumbersome, you can use always block too. One important point to note here is that always block in a testbench starts executing simultaneously with all other initial and always blocks while simulating. Example of using always block for simulating a design is provided in Listing 6.

Listing 6: This listing shows how to use always block for simulating inputs to a module.

```
8
9
      testModule uut(inputA, result);
10
11
      initial begin
          inputA = 4'b0000;
12
13
           forever begin
14
              #10 inputA = inputA + 4'b0001;
15
          end
16
      end
17
      always @(result)
18
        if (result != inputA << 1'b1) begin</pre>
19
20
             // Dislay statements are used to display text to console
            // during the simulation, they are often helpful for
21
            // debugging and gathering simulation information.
22
23
24
            // You can read more about them here:
25
            // http://bit.ly/verilogDisplay
            // or a more detailed explanation from:
            // http://verilog.renerta.com/source/vrg00013.htm
27
             $display("Design failed for input %d!", inputA);
28
        end
29
30 endmodule // testbench
```