Assignment 1 Introduction to Verilog

Department of Electronics and Communication Engineering Indian Institute of Technology, Roorkee

ECN 104 Digital Logic Design

Hardware Description Languages

Hardware description language (HDL) is a convienient, device and technology independent way of representing digital logic. HDLs are helpful describing, simulating and verifying digital circuits.

Why not use C/C++, Java...?

C/C++, Java are programming languages which are very good at what they were designed for, that is programming. However describing digital circuits in programming language is difficult and often confusing, which led to development of HDLs.

Which HDL to use?

Today many Hardware description languages are available, each of them are different from each other in terms of functionality, semantic and grammar. In this course however we will be using Verilog 2001.

Using Verilog 2001

As a begininer we are going to describe and simulate simple combinational circuit with Verilog.

Design Flow

Verilog Syntax

Modules

Module is the basic building block in Verilog, modules helps in organizing and structuring designs in logical and human readable form. Module can be considered as analogus to functions in programming languages. Basic structure of Verilog module is given in Listing 1

```
Listing 1: Sample module indicating its structure

module module_name( ...module_input_and_outputs... );

...

// Module functionality

...

endmodule;
```

An example of AND gate is given in Listing 2

```
Listing 2: Illustrative AND gate module

module andGate (inputA, inputB, result);

,...

// AND gate functionality

endmodule
```




Figure 1: Basic design flow of a design from its inception to implemenation.

Instantiating modules

The process of creating objects of modules is called instatiation in Verilog. Modules are like blueprints and instatiating them are constructing a building using blueprints.

```
Listing 3: Illustrative AND gate module
     // Define the top-level module called AndGate3 which is a three
 1
 2
     // input AND gate. It instantiates 2 2-input AND gates.
3
     // Interconnections will be explained later
 4
     module AndGate3(input1, input2, input3, result);
5
         input input1, input2, input3; // Declare variables as input
         output result; // declare result as an output
6
 7
8
                result1; // To be explained later
         wire
9
          // Instatiation of 2-input AND gates
10
         AndGate2(input1, input2, result1);
11
         AndGate2(result1, input3, result);
12
13
     endmodule
14
15
     // Define a module AndGate2 which is a 2-input AND gate.
16
     module AndGate2(input1, input2, result);
17
         input input1, input2;
18
         output result;
19
20
         // Assignment would be explained later
21
         assign result = input1 & input2;
```

Comments

Comments in verilog are of two kinds:

Single Line Comment

Two forward slashes represents begining of a single line comment in verilog, any charater after the two forward slashes will be ignored by verilog compiler until the end of line.

Listing 4: Single line comment 1 ... 2 // This is a single line comment 3 ...

Block Comment

Block comments in verilog are used to comment more than one line, the start with '/*' and ends with '*/'. Anything between these two character sequence is ignored by the compiler.

```
Listing 5: Block comment

1 ...
2 /*
3 This is a block comment
4 */
5 ...
```

Numerical Literals

Sized Numbers

To represent digital circuits accurately Verilog allows defining numbers of fixed size. These numbers have following format:

<size>'<character for base><number>

For example:

```
Listing 6: Example of sized numbers

6'b010010 // (18) 32-bit number in binary
2 24'hc0ffee // (12648430) 24-bit number
3 16'd255 // (255) 16-bit decimal number
```

Unisized Numbers

Verilog also includes support for unsized numbers. These numbers are assumed to be of a particular size depending upon the compiler/machine.

Constants

Global constants can be decalered in Verilog. When Verilog code is processed all these constants will be replaced by their respective values. NOTE: Verilog constants always starts with backtick '\'.

```
Listing 7: Declaration and use of constants

'define A 2'200 // NOTE: Constant declarations do
'define B 2'b01 // not end with semicolon!
'define C 2'210
```

```
define D 2'b11

// Using constants
wire [A:0] wire_a = `A; // Notice the backtick
wire [B:0] wire_b = `B;
wire [C:0] wire_c = `C;
wire [D:0] wire_d = `D;
```

Wires




Figure 2: Gate level representation of code in Listing 8.

Wires are something very important in verilog, use of wires in Verilog is for what wires are used in real life ... to connect two things electrically! Wires will be used extensively in future assignments to connect two modules, registers and even wires together. This concept is explained using Listing 7 where wires are used to connect output of two 2-input AND gates to inputs of single 2-input AND gates. Gate level diagram of which is shown in Fig. 2.

```
Listing 8: Use of wires to connect output of one module to input of another
      // andGate4 is a four input AND gate that uses 3 2-input AND
 1
 2
      // gates to produce its result. resultTemp0 and resultTemp1 wires
 3
      // are used to connect output of two andGate2 to a another andGate2
 4
      // This module uses andGate2 module from previous listing.
      module andGate4(input0, input1, input2, input3, result);
 5
 6
         // Declare input and output
 7
         input input0, input1, input2, input3;
8
         output result;
9
         // Declare wire for connecting gates
10
         wire resultTemp0;
11
         wire resultTemp1;
12
13
14
         // Declare instances of 2-input AND gate
15
         andGate2(input0, input1, resultTemp0);
16
         andGate2(input2, input3, resultTemp1);
17
18
         andGate2(resultTemp0, resultTemp1, result);
      endmodule
19
```

Vectors

Verilog support declaration of wire to represent group of wires (or registers which will be explained later). Vectors are declared by specifying their type, range and then their name:

```
<type> <range> <name>;
```

Example declaration of 6 bit wide vector of type wire:

```
wire [5:0] new wire; // Both the range specifier digits are inclusive
```

Here new wire[5] is MSB while new wire[0] is LSB.

Part Select

What if you wanted to access 2^{nd} , 3^{rd} and 4^{th} elements of a vector, here is when part select of verilog will help. Part select in Verilog allows to extraction of a smaller vector from an exiting vector.

Example:

```
Listing 9: Using bit extract to extract lower, higher and middle 16 bits from a 32 bit input
 1
    module bitExtract(input1, bitsHigh, bitsLow, bitsMid);
 2
        input [31:0] input1;
                                     // Declare 32 bit input
 3
        // Declare 3 output having 16 bit width
       output [15:0] bitsHigh;  // Higher 16 bits from input1
output [15:0] bitsLow;  // Lower 16 bits from input1
output [15:0] bitsMid;  // Mid 16 bits from input1
 4
 5
 6
 7
 8
        // Assign values to output
        assign bitsHigh = input1[31:16]; // <-- Note that bit select is inclusive</pre>
9
10
        assign bitsLow = input1[15:00];
11
        assign bitsMid = input1[21:06];
12
13
    endmodule // bitExtract
```




Figure 3: A shift right by 3 element design for bus width of 6.

Problem 1

Shift operation is one of the important operation in a digital system, various different designs exists for performing shift of arbitrary amount within a range, but a fixed amount shifter (e.g. a shift by 5 element) are extremely easy to implement. This is done by moving connections from input to output along the desired direction by the desired amount. An example of which is given in Fig. 3

Write a Verilog module which uses part select, takes a 32bit vector as input named INPUTSIGNAL and outputs a 32bit vector RESULT which is shifted by 5 towards left. Use TESTBENCH1.1.V to verify output. (Hint: Similar to part select Verilog supports part assign which allows assiging values to a part of a vector)

Operators

Verilog supports wide range of operators to represent mathematical operations, these are high level representation of what would be converted to gate level implementation later by and HDL compiler.

Table 1: List of common operators used in Verilog

Occupies	Davidation .	E salland On
Operator	Description	Functional Group
	bit select or part select	
()	parenthesis	
!	negation	logical
~	negation	bitwise
&	reduction AND	reduction
1	reduction OR	reduction
~&	reduction NAND	reduction
~	reduction NOR	reduction
^	reduction XOR	reduction
~^ or ^~	reduction XNOR	reduction
+	Unary Plus (plus sign)	airthmetic
_	Unary minus (minus	
	sign)	
*	multiply	airthmetic
/	divide	
%	modulus	
+	Binary Plus	airthmetic
_	Binary minus	
<<	shift left	shift
>>	shift right	
>	greater than	relational
>=	greater than or equal to	
<	less than	
<=	less than or equal to	
==	case equality	equality
! =	case inequality	
&	bitwise AND	bitwise
	bitwise OR	
~	bitwise XOR	

Airthmetic Operators

Veriog allows use of various airthmetic operators to perform calculations on vectors (wires & reg). Following example shows its usage:

```
Listing 10: Functioning of airthmetic operator
     module airthmeticOperators
 1
 2
        (
 3
         output o1, o2, o3, o4, o5, o6, o7, o8
 4
          );
 5
         assign o1 = 1 + 2; // = 3
assign o2 = 1 - 2; // = -1
assign o3 = 10 * 5; // = 50
assign o4 = 10 / 5; // = 2
 6
 7
 8
 9
10
         assign o5 = 5 / 10; // = 0 < --- NOTE
11
12
```

```
13    assign o6 = 10 % 3; // = 1
14    assign o7 = +7;    // = 7
15    assign o8 = -7;    // = -7
16    endmodule // airthmeticOperators
```

Problem 2

Hirerarichal design is often helpful in verifying large project easily by verifying each individual module seperately. Make a module for 2 input NAND gate. Now, make a 2 input And gate by connecting both the input of NAND gate to another NAND gate. Use TESTBENCH1.2.V to verify output.

Reduction Operators

Reduction operators in Verilog reduces a multibit number into a single bit by repeatedly performing a specified operation. Following example explains its usage:

Listing 11: Functioning of reduction operator

```
module reductionOperators
 1
 2
 3
       input [15:0] i,
 4
        output
                       r1, r2, r3, r4, r5, r6
 5
        );
 6
 7
       // 16 bits of i are ANDed together and set as the value
8
        // of r1
9
       assign r1 = &i; // r1 = i[0] & i[1] & i[2] ... & i[15]
10
        // Other reduction operator follows same logic
11
        assign r2 = -&i; // r2 = i[0] -& i[1] -& i[2] ... -& i[15]
        assign r3 = |i; // r3 = i[0] | i[1] | i[2] ... | i[15]
12
        assign r4 = \sim[i; // r4 = i[0] \sim[ i[1] \sim[ i[2] ... \sim[ i[15] assign r5 = ^{\wedge}i; // r5 = i[0] ^{\wedge} i[1] ^{\wedge} i[2] ... ^{\wedge} i[15]
13
14
        assign r6 = \sim^i; // r6 = i[0] \sim^ i[1] \sim^ i[2] ... \sim^ i[15]
15
16
    endmodule // reductionOperators
```

Problem 3

Reduction operators are often used when some computation has to be performed on complete signal, particular example of which is calculating XOR of a signal to get its parity. Even parity bit of a signal is 1 if signal has odd number of 1 and 0 if number of 1s is even, similarly odd parity bit of number is 1 if signal has even number of 1 and 0 if number of 1s is odd.

Write a Verilog module which uses reduction operator, takes a 32bit vector as input named signal, two single bit output named ParityEven and ParityOdd. Use Testbench1.3.v to verify output. (*Hint: Calculating XOR of all bits of a signal gives even parity bit of a signal.*)

Relational Operators

Relational operators in verilog are used to compare two values, usage of all four type of relational operators supported by Verilog are given in Listing 12.

Listing 12: Functioning of relational operator

```
module relationalOperators
1
2
3
      output o1, o2, o3, o4
4
      );
5
6
      assign o1 = 1<2;
                                      // = 1'b1
7
      assign o2 = 1>2;
                                      // = 1'b0
8
      assign o2 = 1 >= 1;
                                      // = 1'b1
```

9

Logical Operators

Logical operators are used in conjuction with relational and equality to perform multiple comparisions within a single expression. Example usage of logical operators are provided in 13.

Listing 13: Functioning of logical operator module logicalOperators (output o1, o2); assign o2 = (2'b10 & 1'b01) && (2'b00 & 1'b11); // = 1'b0 assign o1 = ((1'b1 == 1'b0) || ((2'b11 && 2'b01) == 2'b01)); // = 1'b1 endmodule // logicalOperators

Bitwise and Shift Operators

Verilog Bitwise and Shift operators works in the same way as they work in Java, except that in Verilog only left shift (<<) and right shift (>>) are supported.




Figure 4: RTL schematic for Problem 4. **Note:** This is representative RTL schematic, solution to the problem will have fixed number of shift and add blocks.

Problem 4

Multiplying using digital logic is a challenging task, one very intuitive approach is to use 'shift-and-add approach'; in this method two binary numbers are multiplied by shifting one and adding to other. This is repeated till the desired multiplication is obtained. This approach is described here:

https://en.wikipedia.org/wiki/Binary_multiplier#Multiplication_basics

Write a module for multiply a 32 bit by 10 without using multiply operator, assume the input is such that output doesn't overflows. Use TESTBENCH1.4.V to verify output. RTL schematic of your module should resemble Fig. 4.

References

- $\bullet \ http://cva.stanford.edu/people/davidbbs/classes/ee108a/winter0607\%20labs/ee108a_nham_intro_to_verilog.pdf$
- Verilog HDL: A Guide to Digital Design and Synthesis, Second Edition. By Samir Palnitkar. Publisher: Prentice Hall PTR. Pub Date: February 21, 2003. ISBN: 0-13-044911-3
- https://www.utdallas.edu/~akshay.sridharan/index_files/Page5212.htm