
Data Center RDIMM DDR5 Tester







Logo N1 antmicro_logo

Logo N2 oshw_logo


Antmicro Ltd www.antmicro.com

Sheet: / File: data-center-rdimm-ddr5-tester.kicad_sch

Title: Data Center RDIMM DDR5 Tester

Size: A3 Date: 2023-07-27
KiCad E.D.A. eeschema 6.0.11+dfsg-1~bpo11+1 Rev: 1.0.1

HyperRAM





Antmicro Ltd
www.antmicro.com
Antmicro Ltd.

Sheet: /HyperRAM/
File: hyperram.kicad_sch

Title: Data Center RDIMM DDR5 Tester


Size: A3 Date: 2023-07-27 Rev: 1.0.1

KiCad E.D.A. eeschema 6.0.11+dfsg-1-bpo11+1 Id: 2/10

Master SPI Quad (x4) configuration scheme


Follows Figure 2–14 7 Series FPGAs Configuration User Guide UG470 (v1.13.1)


(Q)SPI flash




FPGA BANK 0

TODO: verify after FPGA swap







STATUS LEDs



Configuration Modes

For details, see UG470 p. 21






Antmicro Ltd www.antmicro.com
Antmicro Ltd.


Sheet: /Config SPI flash/ File: config—spi.kicad_sch

Title: Data Center RDIMM DDR5 Tester

Size: A3 Date: 2023-07-27
KiCad E.D.A. eeschema 6.0.11+dfsg-1~bpo11+1

DDR5 RDIMM connector









Antmicro Ltd www.antmicro.com Antmicro Ltd.

Sheet: /DDR5/ File: DDR5.kicad_sch


Title: Data Center RDIMM DDR5 Tester


Size: A3 Date: 2023-07-27 KiCad E.D.A. eeschema 6.0.11+dfsg-1~bpo11+1


C102 C108 Added capacitors coresponding to PCB Design Guide UG483 GND GND 1V0_SYS C48 C52 C56 C60 C64 C67 C71 C75 C79 C82 C85 C89 C93 C97 C103 C106 GND GND 1V1_SYS GND 3V3_SYS> C50 C54 open source


POWER RAILS

Decoupling referenced from 7 Series FPGAs PCB Design Guide UG483 TODO: verify!









BANK 12

BANK 13

VCCO (HR banks) max: 3.6V


K24 VCC0_13 3V3_SYS AA21 VCCO_12 1V1_SYS BANK 12 BANK 1 0 0 12 0_0_13 XU22 10_L1P_T0_12 <u>K25</u> <u>K26</u> O_L1P_T0_13 XV22 | IO_L1N_T0_12 _L1N_T0_13 U24 IO_L2P_T0_12 IO_L2P_T0_13 IO_L2N_T0_13 _L2N_T0_12 XV23 | IO_L3P_TO_DQS_12 XV24 | IO_L3P_TO_DQS_12 XV24 | IO_L3N_TO_DQS_12 | IO_L4P_TO_12 O_L3P_T0_DQS_13 O_L3N_T0_DQS_13 DQS8_B_N L25 N_L25 | 0_L3N_T0_DQS_13 | 224 | 10_L4P_T0_13 | 224 | 10_L4P_T0_13 | 225 | 10_L5P_T0_13 | 225 | 10_L6P_T0_13 | 225 | 10_L6P_T0_T1_13 | 225 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | 1 ETH_RXD2 V26 | ETH_RXD1 W25 | ETH_RXD0 W26 | _L4N_T0_12 _L5P_T0_12 0 L5N T0 12 XV21 IO_L6P_T0_12 XW21 IO_L6N_T0_VREF_12 ETH_MDC AA25 O_L7P_T1_12 ×M20 | IO_L7N_T1_13 ×M24 | IO_L8P_T1_13 AB25 10_L7N_T1_12 W23 10_L8P_T1_12 _L8N_T1_12 _L8N_T1_13 O L9P T1 DQS 12 O_L9P_T1_DQS_13 _L9N_T1_DQS_12 _L9N_T1_DQS_13 ×M21 ×M22 ×P23 _L10P_T1_12 0 L10P T1 13 _L10N_T1_12 _L10N_T1_13 O_L11P_T1_SRCC_13 O_L11N_T1_SRCC_13 ×N23 ×N21 IO_L12P_T1_MRCC_13 IO_L12N_T1_MRCC_13 XN22 XR21 XP21 XR22 XR23 XC7K160T-FFG676 XC7K160T-FFG676 D_L13P_T2_MRCC_13 IO 113N T2 MRCC 13 O_L14P_T2_SRCC_13 IO_L14N_T2_SRCC_13 DQS7_B_P T24 DQS7_B_N T25 X T20 X T20 X T22 X T23 X T23 _L15P_T2_DQS_13 O_L15N_T2_DQS_13 O_L16P_T2_13 D_L16N_T2_13 D_L17P_T2_13 _L17N_T2_13 IO_L18P_T2_13 IO_L18N_T2_13 IO_L19P_T3_13 IO_L19N_T3_VREF_13 D_L20P_T3_13 N17 N17 R16 0 L20N T3 13 _L21P_T3_DQS_13 DQS5_B_N R17 IO_L21N_T3_DQS_13 ×N18 ×M19 _L22P_T3_13 IO_L22N_T3_13 IO_L23P_T3_13 XU17 XT17 R18 P18 IO_L23N_T3_13 IO_L24P_T3_13 _L24N_T3_13 XU16 10_25_13

BANK 14

BANK 15

VCCO (HR banks) max: 3.6V






* antmicro




Antmicro Ltd www.antmicro.com Antmicro Ltd. Sheet: /FPGA banks 12-15/ File: fpga-banks-12-15.kicad_sch Title: Data Center RDIMM DDR5 Tester Rev: 1.0.1

Size: A3 Date: 2023-07-27
KiCad E.D.A. eeschema 6.0.11+dfsg-1~bpo11+1


DVDDL decoupling




AVDDH decoupling




DVDDH decoupling




PHY




Pull up resistors




Pull down resistors




AVDDL_PLL decoupling



AVDDL decoupling



RJ45 Connector



Antmicro Ltd
www.antmicro.com
Antmicro Ltd.
Sheet: /Ethernet/
File: ethernet.kicad_sch

Title: Data Center RDIMM DDR5 Tester

Size: A3 Date: 2023-07-27 Rev: 1.0.1

KiCad E.D.A. eeschema 6.0.11+dfsg-1-bpo11+1 Id: 8/10

