
DDR5 Tester



Sheet: Config SPI flash	Sheet: FPGA power	Sheet: FPGA banks 12-15	Sheet: FPGA banks 16-34
File: config—spi.sch	File: fpga—power.sch	File: fpga-banks-12-15.sch	File: fpga-banks-16-34.sch

Logo N2 oshw_logo Logo N1 antmicro_logo






Antmicro Ltd www.antmicro.com Sheet: / File: ddr5—testboard.sch Title: DDR5 Tester

Size: A3 Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1


Master SPI Quad (x4) configuration scheme


Follows Figure 2–14 7 Series FPGAs Configuration User Guide UG470 (v1.13.1)

(Q)SPI flash




FPGA BANK 0







STATUS LEDs



Configuration Modes For details, see UG470 p. 21






Antmicro Ltd
www.antmicro.com
Antmicro Ltd. Sheet: /Config SPI flash/ File: config-spi.sch


Title: DDR5 Tester


Size: A3 Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Rev: 1.0.0



POWER RAILS

Decoupling referenced from 7 Series FPGAs PCB Design Guide UG483 TODO: verify!





UNUSED

XC7K160T-FFG676 ddr5-testboard-footprints:BGA676C100P26X26_2700X2700X254

D.O.		
<u>P2</u>	MGTXTXP0_115 MGTXTXP0_11	6 <u>F2</u>
P1	MGTXTXNO_115 MGTXTXNO_11	6 F1
M2	MGTXTXP1 115 MGTXTXP1 11	D2
M1	MGTXTXN1 115 MGTXTXN1 11	D.4
K2	MGTXTXP2_115 MGTXTXP2_11	חם
K1		D4
H2	MGTXTXN2_115 MGTXTXN2_11	A /
	MGTXTXP3_115 MGTXTXP3_11	4.7
<u>H1</u>	MGTXTXN3_115 MGTXTXN3_11	6 A3
R4	MGTXRXP0_115 MGTXRXP0_11	6 G4
R3	MGTXRXNO_115 MGTXRXNO_11	G3
N4	MGTXRXP1_115 MGTXRXP1_11	E /.
N3		
L4	MGTXRXN1_115 MGTXRXN1_11	CI
L3	MGTXRXP2_115 MGTXRXP2_11	C7
	MGTXRXN2_115 MGTXRXN2_11	
	MGTXRXP3_115 MGTXRXP3_11	6 <u>B6</u>
J3	MGTXRXN3_115 MGTXRXN3_11	6 B5
H6	MGTREFCLKOP 115 MGTREFCLKOP 11	D6
H5		DE
K6		F 6
K5	MGTREFCLK1P_115 MGTREFCLK1P_11	
	MGTREFCLK1N_115 MGTREFCLK1N_11	6 - 5

XC7K160T-FFG676 prints:BGA676C100P26X26_2700X2700X254

	ddi3-testboard-rootprints.Boxo70C100F20X20_2700X2700X234				
C6 E6 G6 J6 L6 N6	MGTAVCC MGTAVTT	B3 C2 D3 G2 H3 L2 M3			
	MGTAVTTRCAL_115 MGTRREF_115	M5 M6			


Antmicro Ltd www.antmicro.com Antmicro Ltd.

Sheet: /FPGA power/ File: fpga-power.sch


Title: DDR5 Tester Size: A3 Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1









AVDDH decoupling




DVDDH decoupling




AVDDL_PLL decoupling




AVDDL decoupling



PHY




Pull up resistors



Pull down resistors



RJ45 Connector





Antmicro Ltd
www.antmicro.com
Antmicro Ltd.
Sheet: /Ethernet/
File: ethernet.sch

Title: DDR5 Tester


 Size: A3
 Date: 2022-03-08
 Re

 KiCad E.D.A. eeschema 5.1.9+dfsg1-1
 Id





HyperRAM





Antmicro Ltd
www.antmicro.com
Antmicro Ltd.


Sheet: /HyperRAM/
File: hyperram.sch

Title: DDR5 Tester

Size: A3 Date: 2022-03-08 Rev: 1.0.0

KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Id: 7/10

DDR5 RDIMM connector







Antmicro Ltd

www.antmicro.com

Antmicro Ltd.

Sheet: /DDR5/
File: DDR5.sch

Title: DDR5 Tester

Size: A3 Date: 2022-03-08 Rev: 1.0.0

KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Id: 8/10

BANK 12 **BANK 13**


BANK 14

BANK 15

VCCO (HR banks) max: 3.6V 3V3_SYS • • • • 1V1_SYS • • • • I0_0_13 I0_L1P_T0_13 N16 🗸 K25 × K26 × R26 × 0 L1P T0 12 × V22 D_L1N_T0_12 IO_L1N_T0_13 0 L2P T0 12 10 L2P T0 13 ETH_RXD3) U25 D_L2N_T0_12 IO_L2N_T0_13 × V23 × V24 ETH_TX_EN V26 O_L3P_T0_DQS_12 O_L3N_T0_DQS_12 IO_L3P_TO_DQS_13 IO_L3N_TO_DQS_13 DQS8_B_P L25 P24 × DQS8_B_N IO_L4P_T0_13 IO_L4N_T0_13 D_L4P_T0_12 N24 × N26 × TH_RXD2 V26 TH_RXD1 W25 L4N TO 12 15N TO 12 IO_L5N_T0_13 _L6P_T0_12 IO_L6P_T0_13 R25 × P25 × N19 × M20 × O_L6N_T0_VREF_12 O_L7P_T1_12 IO_L6N_T0_VREF_13 IO_L7P_T1_13 ×AB25 ×W23 0_L7N_T1_12 0_L8P_T1_12 IO_L7N_T1_13 IO_L8P_T1_13 M24 🗙 DO) W24 IO_L8N_T1_13 P19 O_L9P_T1_DQS_12 O_L9N_T1_DQS_12 IO_L9P_T1_DQS_13 IO_L9N_T1_DQS_13 P20 0_L10P_T1_12 0_L10N_T1_12 IO_L10P_T1_13 IO_L10N_T1_13 M22 × P23 × _L11P_T1_SRCC_12 IO_L11P_T1_SRCC_13 IO_L11N_T1_SRCC_13 ×AB24 N23 × N21 × _L11N_T1_SRCC_12 ETH_RX_CLK Y23 ETH_TX_CLK AA24 ETH_TXD2 Y22 ETH_RSTN AA22 AC23 _L12P_T1_MRCC_12 IO_L12P_T1_MRCC_13 0 L12N T1 MRCC 12 IO L12N T1 MRCC 13 R21 X IO_L13P_T2_MRCC_13 P21 🗙 O_L13N_T2_MRCC_12 O_L14P_T2_SRCC_12 IO L13N T2 MRCC 13 IO_L14P_T2_SRCC_13 HR_RST AC24
W20
ETH_TXD3 Y21 D_L14N_T2_SRCC_12 D_L15P_T2_DQS_12 IO_L14N_T2_SRCC_13 IO_L15P_T2_DQS_13 T25 L15N_T2_DQS_12 IO_L15N_T2_DQS_13 T20 × R20 × L16P T2 12 IO L16P T2 13 IO_L16N_T2_13 T22 × T23 × U19 × L17P T2 12 IO_L17P_T2_13 XAC22 AB21 D_L17N_T2_12 IO_L17N_T2_13 118P T2 12 IO_L18P_T2_13 ×AC21 ×AD21 D_L18N_T2_12 IO_L18N_T2_13 O_L19P_T3_12 O_L19N_T3_VREF_12 IO_L19P_T3_13 T19 × P16 × AE21 IO 119N T3 VRFF 13 HR_DQ2 AF24 HR_DQ5 AF25 HR_CKP AD26 120N T3 12 IO_L20N_T3_13 IO_L21P_T3_DQS_13 R16 HR_CKN AE26 HR_DQ0 AE23 HR_DQ4 AF23 IO_L21N_T3_DQS_13 IO_L22P_T3_13 D L21N T3 DQS 12 _L22P_T3_12 N18 🗸 M19 🗙 IO_L22N_T3_13 IO_L23P_T3_13 _L22N_T3_12 U17 × T17 × HR_DQ1 AD25 HR_DQ6 AE25 _L23P_T3_12 _L23N_T3_12 IO_L23N_T3_13 HR_DQ3 AE22
AF22
ETH_INT_N Y20 R18 🗙 0_L24P_T3_12 0_L24N_T3_12 IO_L24P_T3_13 P18 × U16 × IO_L24N_T3_13 0_25_12 10_25_13

> U8A XC7K160T-FFG676 ddr5-testboard-footprints:BGA676C100P26X26_2700X2700X254

VCCO (HR banks) max: 3.6V



XC7K160T-FFG676 ddr5-testboard-footprints:BGA676C100P26X26_2700X2700X254

* antmicro



Antmicro Ltd www.antmicro.com

Antmicro Ltd.

Sheet: /FPGA banks 12-15/ File: fpga-banks-12-15.sch

Title: DDR5 Tester

Size: A3 Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Rev: 1.0.0

