
# **DDR5 Tester**



Sheet: Config SPI flash Sheet: FPGA power Sheet: FPGA banks 12-15 Sheet: FPGA banks 16-34 File: config-spi.sch File: fpga-power.sch File: fpga-banks-12-15.sch File: fpga-banks-16-34.sch

> Logo N2 oshw\_logo Logo N1 antmicro\_logo





Antmicro Ltd www.antmicro.com

Sheet: / File: data-center-ddr5-tester.sch


Title:	DDR5	Tester

Size: A3 Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1


# Master SPI Quad (x4) configuration scheme


Follows Figure 2–14 7 Series FPGAs Configuration User Guide UG470 (v1.13.1)

# (Q)SPI flash




#### FPGA BANK 0







### STATUS LEDs



# Configuration Modes For details, see UG470 p. 21






Antmicro Ltd
www.antmicro.com
Antmicro Ltd. Sheet: /Config SPI flash/ File: config-spi.sch


Title: DDR5 Tester


Size: A3 Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Rev: 1.0.0



#### **POWER RAILS**

Decoupling referenced from 7 Series FPGAs PCB Design Guide UG483 TODO: verify!





#### **UNUSED**

00c XC7K160T-FF6676 data-center-ddr5-tester-footprints:BGA676C100P26X26\_2700X2700X254

MCTVTVDO 445	MCTVTVDQ 446	F2
	_	F1
_	_	
MGTXTXP1_115	MGTXTXP1_116	D2
MGTXTXN1_115	MGTXTXN1_116	D1_
MGTXTXP2 115	MGTXTXP2 116	B2
		B1
_	_	A4
_	_	A3
MGIXIXN3_115	MGIXIXN3_116	710
		61
MGTXRXP0_115	MGTXRXP0_116	G4
MGTXRXN0_115	MGTXRXN0_116	G3
MGTXRXP1 115	MGTXRXP1 116	E4
	_	E3
		C4
		С3
<del>-</del>		B6
MGTXRXP3_115	MGTXRXP3_116	
MGTXRXN3_115	MGTXRXN3_116	B5
MGTREECLKOP 115	MGTREECLKOP 116	D6
		D5
		F6
	_	F5
MGTREFCLK1N_115	MGTREFCLK1N_116	FJ
	MGTXTXP2_115 MGTXTXP2_115 MGTXTXP3_115 MGTXTXN3_115 MGTXRXP0_115 MGTXRXN0_115 MGTXRXN1_115 MGTXRXN1_115 MGTXRXP2_115 MGTXRXP2_115 MGTXRXP2_115 MGTXRXP3_115	MGTXTXN0_115         MGTXTXN0_116           MGTXTXP1_115         MGTXTXP1_116           MGTXTXN1_115         MGTXTXN1_116           MGTXTXP2_115         MGTXTXP2_116           MGTXTXP2_115         MGTXTXN2_116           MGTXTXP3_115         MGTXTXN3_116           MGTXTXN3_115         MGTXTXN3_116           MGTXRXP0_115         MGTXRXN0_116           MGTXRXN0_115         MGTXRXN0_116           MGTXRXP1_115         MGTXRXN1_116           MGTXRXN1_116         MGTXRXN1_116           MGTXRXN2_115         MGTXRXN2_116           MGTXRXN3_115         MGTXRXN3_116           MGTXRXN3_115         MGTXRXN3_116           MGTXRXN3_115         MGTXRXN3_116           MGTXRXN3_115         MGTXRXN3_116           MGTREFCLKOP_115         MGTREFCLKOP_116           MGTREFCLKON_115         MGTREFCLKON_116           MGTREFCLKUP_115         MGTREFCLKUP_116

U8F XC7K160T-FFG676

data-center-ddr5-tester-footprints:BGA676C100P26X26_2700X2700X254				
C6	MGTAVCC MGTAVTT	В3		
E6	MGTAVCC MGTAVTT	C2		
G6	MGTAVCC MGTAVTT	D3		
J6	MGTAVCC MGTAVTT	G2		
L6	MGTAVCC MGTAVTT	Н3		
N6	MGTAVTC MGTAVTT	L2		
	MGTAVTT	М3		
	HOTAVII			
	MGTAVTTRCAL 115	М5		
	MGTRREF 115	М6		
	MOTRICI			


Antmicro Ltd www.antmicro.com Antmicro Ltd.

Sheet: /FPGA power/ File: fpga-power.sch


Title: DDR5 Tester Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1









#### **AVDDH** decoupling




## DVDDH decoupling




# AVDDL\_PLL decoupling




## **AVDDL** decoupling



## PHY




## Pull up resistors



#### Pull down resistors



#### **RJ45** Connector





Antmicro Ltd
www.antmicro.com
Antmicro Ltd.
Sheet: /Ethernet/
File: ethernet.sch

Title: DDR5 Tester


 Size: A3
 Date: 2022-03-08
 Re

 KiCad E.D.A. eeschema 5.1.9+dfsg1-1
 Id





# HyperRAM





Antmicro Ltd
www.antmicro.com
Antmicro Ltd.


Sheet: /HyperRAM/
File: hyperram.sch

Title: DDR5 Tester

Size: A3 Date: 2022-03-08 Rev: 1.0.0

KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Id: 7/10

#### DDR5 RDIMM connector







Antmicro Ltd

www.antmicro.com

Antmicro Ltd.

Sheet: /DDR5/
File: DDR5.sch

Title: DDR5 Tester

Size: A3 Date: 2022-03-08 Rev: 1.0.0

KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Id: 8/10

BANK 12 **BANK 13** 

**BANK 14** 


**BANK 15** 

VCCO (HR banks) max: 3.6V 3V3\_SYS • • • • 1V1\_SYS) • • • • I0\_0\_13 I0\_L1P\_T0\_13 U22 V22 K25 K26 0 L1P T0 12 D\_L1N\_T0\_12 IO\_L1N\_T0\_13 0 L2P T0 12 IO L2P TO 13 ETH\_RXD3 U25 D\_L2N\_T0\_12 IO\_L2N\_T0\_13 P26 O\_L3P\_T0\_DQS\_12 O\_L3N\_T0\_DQS\_12 IO\_L3P\_T0\_DQS\_13 IO\_L3N\_T0\_DQS\_13 V24 ETH\_TX\_EN U26 L25 P24 D\_L4P\_T0\_12 ETH\_RXD2 V26 ETH\_RXD1 W25 L4N TO 12 IO\_L4N\_T0\_13 N26 15N TO 12 IO\_L5N\_T0\_13 \_L6P\_T0\_12 IO\_L6P\_T0\_13 R25 W21 O\_L6N\_T0\_VREF\_12 O\_L7P\_T1\_12 IO\_L6N\_T0\_VREF\_13 IO\_L7P\_T1\_13 N19 M20 ETH\_MDC AA25 AB25 0\_L7N\_T1\_12 0\_L8P\_T1\_12 IO\_L7N\_T1\_13 IO\_L8P\_T1\_13 <u>W23</u> M24 \_TXD0\ W24 IO\_L8N\_T1\_13 L24 AB26 P19 O\_L9P\_T1\_DQS\_12 O\_L9N\_T1\_DQS\_12 IO\_L9P\_T1\_DQS\_13 IO\_L9N\_T1\_DQS\_13 AC26 P20 0\_L10P\_T1\_12 0\_L10N\_T1\_12 IO\_L10P\_T1\_13 IO\_L10N\_T1\_13 M22 \_L11P\_T1\_SRCC\_12 IO\_L11P\_T1\_SRCC\_13 IO\_L11N\_T1\_SRCC\_13 ′ AB24 N23 N21 ETH\_RX\_CLK Y23 ETH\_TX\_CLK AA24 ETH\_TXD2 Y22 ETH\_RSTN AA22 AC23 \_L11N\_T1\_SRCC\_12 \_L12P\_T1\_MRCC\_12 IO\_L12P\_T1\_MRCC\_13 L12N T1 MRCC 12 IO L12N T1 MRCC 13 R21 IO\_L13P\_T2\_MRCC\_13 O\_L13N\_T2\_MRCC\_12 O\_L14P\_T2\_SRCC\_12 IO L13N T2 MRCC 13 R22 IO\_L14P\_T2\_SRCC\_13 HR\_RST AC24 W20 ETH\_TXD3 Y21 HR\_RW AD23 HR\_DQ7 AD24 O\_L14N\_T2\_SRCC\_12 O\_L15P\_T2\_DQS\_12 IO\_L14N\_T2\_SRCC\_13 IO\_L15P\_T2\_DQS\_13 L15N\_T2\_DQS\_12 IO\_L15N\_T2\_DQS\_13 T20 R20 L16P T2 12 IO L16P T2 13 IO\_L16N\_T2\_13 T22 T23 \_L17P\_T2\_12 IO\_L17P\_T2\_13 AC22 D\_L17N\_T2\_12 IO\_L17N\_T2\_13 AB21 U19 0 I 18P T2 12 10 118P T2 13 AC21 IO\_L18N\_T2\_13 U20 T18 0\_L18N\_T2\_12 AD21 O\_L19P\_T3\_12 O\_L19N\_T3\_VREF\_12 IO\_L19P\_T3\_13 AE21 T19 P16 IO 119N T3 VRFF 13 HR\_DQ2 AF24 HR\_DQ5 AF25 HR\_CKP AD26 \_L20P\_T3\_12 120N T3 12 IO\_L20N\_T3\_13 \_L21P\_T3\_DQS\_12 IO\_L21P\_T3\_DQS\_13 R16 HR\_CKP AE26 HR\_CKN AE26 HR\_DQ0 AE23 HR\_DQ4 AF23 HR\_DQ1 AD25 HR\_DQ6 AE25 0\_L21N\_T3\_DQS\_12 0\_L22P\_T3\_12 IO\_L21N\_T3\_DQS\_13 IO\_L22P\_T3\_13 N18 M19 IO\_L22N\_T3\_13 IO\_L23P\_T3\_13 \_L22N\_T3\_12 U17 T17 \_L23P\_T3\_12 L23N\_T3\_12 IO\_L23N\_T3\_13 HR\_DQ3 AE22 AF22 R18 D\_L24P\_T3\_12 D\_L24N\_T3\_12 IO\_L24P\_T3\_13 IO\_L24N\_T3\_13 P18 U16 ETH\_INT\_N Y20

> U8A XC7K160T-FFG676 data-center-ddr5-tester-footprints:BGA676C100P26X26\_2700X2700X254

10\_25\_13

VCCO (HR banks) max: 3.6V



XC7K160T-FFG676 data-center-ddr5-tester-footprints:BGA676C100P26X26\_2700X2700X254

\* antmicro



0\_25\_12

Antmicro Ltd www.antmicro.com

Antmicro Ltd.

Sheet: /FPGA banks 12-15/ File: fpga-banks-12-15.sch

Title: DDR5 Tester

Size: A3 Date: 2022-03-08 KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Rev: 1.0.0

