

DDR5 Tester

Sheet: HyperRAM



File: hyperram.sch

Sheet: DDR5



File: DDR5.sch

Sheet: Interfaces



File: interfaces.sch

Sheet: Ethernet




File: ethernet.sch

Sheet: Supply




File: supply.sch

Sheet: Config SPI flash



File: config-spi.sch

Sheet: FPGA power



File: fpga-power.sch

Sheet: FPGA banks 12-15



File: fpga-banks-12-15.sch

Sheet: FPGA banks 16-34



File: fpga-banks-16-34.sch



Logo ^{N2} oshw_logo
Logo ^{N1} antmicro_logo

Antmicro Ltd
www.antmicro.com

Sheet: /
File: data-center-ddr5-tester.sch

Title: DDR5 Tester


Size: A3 Date: 2022-03-08
KiCad E.D.A. eeschema 5.1.9+dfsg1-1

Rev: 1.0.0
Id: 1/10


Master SPI Quad (x4) configuration scheme

Follows Figure 2–14 7 Series FPGAs Configuration User Guide
UG470 (v1.13.1)

(Q)SPI flash




FPGA BANK 0




JTAG Connector

Compatible with Xilinx Platform Cable




STATUS LEDs





Configuration Modes










For details, see UG470 p. 21



Probes









Input power connector




Main supply (12V 5A)




5V0 supply




3V3 supply (2A)




1V8 supply




1V2 supply




1V1 supply



VCCINT (1.0V 2A)




Power sequencer




STEP1 - VCCINT (1.0V) for FPGA
STEP2 - VCCAUX (1.8V, 2.5V, 1.2V) for FPGA and DDR
STEP3 - VCCIO (3.3V, 1.2V, 0.6V) for FPGA, PHY and DDR


Probes




Fuses




Power switch




Optional FAN connector




Debug UART




HDMI




Debug USB




SD card




User buttons




User LEDs





The diagram illustrates the signal and return paths for two DDR504111002KQ components, labeled U12A and U12B. The signal paths are color-coded: VIN_BULK (blue), VIN_MGMT (green), CS0_A_N (yellow), and CA0_A (orange). The return paths are shown in grey. The diagram includes a legend for signal types: VSS (blue), RFU (green), CS1_B_n (yellow), and CA1_B (orange). The signal paths are labeled with pin numbers and signal names, and the return paths are labeled with pin numbers and signal names. The diagram shows the connection between the signal paths and the return paths for each component.

Signal Path	Pin	Signal Name	Return Path	Pin	Signal Name
VIN_BULK	1	VIN_BULK	GND	45	VIN_BULK
VIN_MGMT	2	RFU	GND	46	VIN_BULK
VIN_MGMT	3	VIN_MGMT	GND	47	VIN_BULK
HSC_L	4	HSC_L	GND	48	PCAMP
HSDA	5	HSDA	GND	49	HSA
DQ0_A	6	VSS	GND	50	RFU
DQ0_A	7	DQ0_A	GND	51	VSS
DQ1_A	8	VSS	GND	52	DQ2_A
DQ1_A	9	DQ1_A	GND	53	VSS
DQ2_A	10	VSS	GND	54	DQ3_A
DQ2_A	11	DQ2_A	GND	55	VSS
DQ3_A	12	DQ3_A	GND	56	DQ4_A
DQ4_A	13	DQ4_A	GND	57	VSS
DQ5_A	14	DQ5_A	GND	58	DQ5_A_P
DQ6_A	15	DQ6_A	GND	59	VSS
DQ7_A	16	DQ7_A	GND	60	DQ8_A
DQ8_A	17	DQ8_A	GND	61	VSS
DQ9_A	18	DQ9_A	GND	62	DQ10_A
DQ10_A	19	DQ10_A	GND	63	VSS
DQ11_A	20	DQ11_A	GND	64	DQ11_A
DQ12_A	21	DQ12_A	GND	65	VSS
DQ13_A	22	DQ13_A	GND	66	DQ14_A
DQ14_A	23	DQ14_A	GND	67	VSS
DQ15_A	24	DQ15_A	GND	68	DQ16_A
DQ16_A	25	DQ16_A	GND	69	VSS
DQ17_A	26	DQ17_A	GND	70	DQ17_A
DQ18_A	27	DQ18_A	GND	71	VSS
DQ19_A	28	DQ19_A	GND	72	DQ19_A
DQ20_A	29	DQ20_A	GND	73	VSS
DQ21_A	30	DQ21_A	GND	74	DQ20_A
DQ22_A	31	DQ22_A	GND	75	VSS
DQ23_A	32	DQ23_A	GND	76	DQ21_A
DQ24_A	33	DQ24_A	GND	77	VSS
DQ25_A	34	DQ25_A	GND	78	DQ22_A
DQ26_A	35	DQ26_A	GND	79	VSS
DQ27_A	36	DQ27_A	GND	80	DQ23_A
DQ28_A	37	DQ28_A	GND	81	VSS
DQ29_A	38	DQ29_A	GND	82	DQ24_A
DQ30_A	39	DQ30_A	GND	83	VSS
DQ31_A	40	DQ31_A	GND	84	DQ25_A
DQ32_A	41	DQ32_A	GND	85	VSS
DQ33_A	42	DQ33_A	GND	86	DQ26_A
DQ34_A	43	DQ34_A	GND	87	VSS
DQ35_A	44	DQ35_A	GND	88	DQ27_A
DQ36_A	45	DQ36_A	GND	89	VSS
DQ37_A	46	DQ37_A	GND	90	DQ28_A
DQ38_A	47	DQ38_A	GND	91	VSS
DQ39_A	48	DQ39_A	GND	92	DQ29_A
DQ40_A	49	DQ40_A	GND	93	VSS
DQ41_A	50	DQ41_A	GND	94	DQ30_A
DQ42_A	51	DQ42_A	GND	95	VSS
DQ43_A	52	DQ43_A	GND	96	DQ31_A
DQ44_A	53	DQ44_A	GND	97	VSS
DQ45_A	54	DQ45_A	GND	98	DQ32_A
DQ46_A	55	DQ46_A	GND	99	VSS
DQ47_A	56	DQ47_A	GND	100	DQ33_A
DQ48_A	57	DQ48_A	GND	101	VSS
DQ49_A	58	DQ49_A	GND	102	DQ34_A
DQ50_A	59	DQ50_A	GND	103	VSS
DQ51_A	60	DQ51_A	GND	104	DQ35_A
DQ52_A	61	DQ52_A	GND	105	VSS
DQ53_A	62	DQ53_A	GND	106	DQ36_A
DQ54_A	63	DQ54_A	GND	107	VSS
DQ55_A	64	DQ55_A	GND	108	DQ37_A
DQ56_A	65	DQ56_A	GND	109	VSS
D					





BANK 16


BANK 32

BANK 33


BANK 34



Clock source




VREF




Serial address select

Default 000



I2C logic translator



Antmicro Ltd
www.antmicro.com

Antmicro Ltd.

Sheet: /FPGA banks 16-34/
File: fpga-banks-16-34.sch

Title: DDR5 Tester

Size: A3
Date: 2022-03-08
KiCad E.D.A. eschema 5.1.9+dfsg1-1

Rev: 1.0.0
Id: 10/10

