# Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

#### Outline

- NMOS inverter with resistor pull-up
  - -The inverter
- NMOS inverter with current-source pull-up
- Complementary MOS (CMOS) inverter
- Static analysis of CMOS inverter


### **Reading Assignment:**

Howe and Sodini; Chapter 5, Section 5.4

# 1. NMOS inverter with resistor pull-up:

#### **Dynamics**

- C<sub>L</sub> *pull-down* limited by current through transistor
  - [shall study this issue in detail with CMOS]
- $C_L pull-up$  limited by resistor  $(t_{PLH} \approx RC_L)$
- Pull-up slowest



#### 1. NMOS inverter with resistor pull-up:

#### **Inverter design issues**

Noise margins  $\uparrow \Rightarrow |A_v| \uparrow \Rightarrow$ 

- $R \uparrow \Rightarrow |RC_L| \uparrow \Rightarrow \text{slow switching}$
- $g_m \uparrow \Rightarrow |W| \uparrow \Rightarrow big transistor$ 
  - (slow switching at input)


Trade-off between speed and noise margin.

#### During pull-up we need:


- High current for fast switching
- But also high incremental resistance for high noise margin.

## 2. NMOS inverter with current-source pull-up

#### I—V characteristics of current source:



#### Equivalent circuit models:




large-signal model


- High current throughout voltage range  $v_{SUP} > 0$
- $i_{SUP} = 0 \text{ for } v_{SUP} \le 0$
- $i_{SUP} = I_{SUP} + v_{SUP} / r_{oc}$  for  $v_{SUP} > 0$
- High small-signal resistance r<sub>oc</sub>.


# NMOS inverter with current-source pull-up

**Static Characteristics** 



#### **Inverter characteristics:**







High  $r_{oc} \Rightarrow$  high noise margins

# PMOS as current-source pull-up

#### I—V characteristics of PMOS:






Note: enhancement-mode PMOS has  $V_{Tp} < 0$ .

In saturation:


$$-I_{Dp} \propto \left(V_{SG} + V_{Tp}\right)^{2}$$

# PMOS as current-source pull-up:

Circuit and load-line diagram of inverter with PMOS current source pull-up:



#### **Inverter characteristics:**



# PMOS as current-source pull-up:


NMOS inverter with current-source pull-up allows high *noise margin* with *fast switching* 

- High Incremental resistance
- Constant charging current of load capacitance

But...


When  $V_{IN} = V_{DD}$ , there is a direct current path between supply and ground

 $\Rightarrow$  power is consumed even if the inverter is idle.



## 3. Complementary MOS (CMOS) Inverter

#### **Circuit schematic:**




#### **Basic Operation:**

$$\begin{array}{ccc} \bullet & V_{IN} = 0 & \Rightarrow & V_{OUT} = V_{DD} \\ & V_{GSn} = 0 < V_{Tn} & \Rightarrow & \textbf{NMOS OFF} \\ & V_{SGp} = V_{DD} > - V_{Tp} \Rightarrow & \textbf{PMOS ON} \end{array}$$

$$\begin{array}{cccc} \bullet & V_{IN} = V_{DD} & \Rightarrow & V_{OUT} = 0 \\ & V_{GSn} = V_{DD} > V_{Tn} & \Rightarrow & & \textbf{NMOS ON} \\ & V_{SGp} = 0 < \bullet & V_{Tp} & \Rightarrow & & \textbf{PMOS OFF} \end{array}$$

## **CMOS** Inverter (Contd.):

Output characteristics of both transistors:




Note:

$$\begin{split} &V_{IN} = V_{GSn} = V_{DD} - V_{SGp} \implies V_{SGp} = V_{DD} - V_{IN} \\ &V_{OUT} = V_{DSn} = V_{DD} - V_{SDp} \implies V_{SDp} = V_{DD} - V_{OUT} \\ &I_{Dn} = -I_{Dp} \end{split}$$


Combine into single diagram of  $I_{D}$  vs.  $V_{OUT}$  with  $V_{IN}$  as parameter

## **CMOS** Inverter (Contd.):



• No current while idle in any logic state


#### **Inverter Characteristics:**



- "rail-to-rail" logic: logic levels are  $\theta$  and  $V_{DD}$
- High  $|A_v|$  around logic threshold

 $\Rightarrow$  good noise margins

# 2. CMOS inverter: noise margins



- Calculate V<sub>M</sub>
- Calculate  $A_v(V_M)$
- Calculate NM<sub>L</sub> and NM<sub>H</sub>

# Calculate $V_M (V_M = V_{IN} = V_{OUT})$

At V<sub>M</sub> both transistors are saturated:

$$\mathbf{I}_{\mathbf{Dn}} = \frac{\mathbf{W_n}}{2\mathbf{L_n}} \,\mu_{\mathbf{n}} \mathbf{C_{ox}} (\mathbf{V_M} - \mathbf{V_{Tn}})^2$$

$$-\mathbf{I}_{\mathbf{Dp}} = \frac{\mathbf{W}_{\mathbf{p}}}{2\mathbf{L}_{\mathbf{p}}} \,\mu_{\mathbf{p}} \mathbf{C}_{\mathbf{ox}} \Big( \mathbf{V}_{\mathbf{DD}} - \mathbf{V}_{\mathbf{M}} + \mathbf{V}_{\mathbf{Tp}} \Big)^{2}$$

#### **CMOS** inverter: noise margins (contd.)

Define:

$$\mathbf{k_n} = \frac{\mathbf{W_n}}{\mathbf{L_n}} \, \mu_{\mathbf{n}} \mathbf{C_{ox}}; \qquad \qquad \mathbf{k_p} = \frac{\mathbf{W_p}}{\mathbf{L_p}} \, \mu_{\mathbf{p}} \mathbf{C_{ox}}$$

Since:

$$\mathbf{I}_{\mathbf{Dn}} = -\mathbf{I}_{\mathbf{Dp}}$$

Then:

$$\frac{1}{2} \mathbf{k_n} (\mathbf{V_M} - \mathbf{V_{Tn}})^2 = \frac{1}{2} \mathbf{k_p} (\mathbf{V_{DD}} - \mathbf{V_M} + \mathbf{V_{Tp}})^2$$

Solve for V<sub>M</sub>:

$$V_{M} = \frac{V_{Tn} + \sqrt{\frac{k_{p}}{k_{n}}} \Big(V_{DD} + V_{Tp}\Big)}{1 + \sqrt{\frac{k_{p}}{k_{n}}}}$$

Usually,  $V_{Tn}$  and  $V_{Tp}$  fixed and  $V_{Tn} = -V_{Tp}$  $\Rightarrow V_{M}$  engineered through  $k_{p}/k_{n}$  ratio.

# **CMOS** inverter: noise margins (contd..)

• Symmetric case:  $k_n = k_p$ 

$$\mathbf{V_{M}} = \frac{\mathbf{V_{DD}}}{2}$$

This implies:

$$\frac{\mathbf{k_p}}{\mathbf{k_n}} = 1 = \frac{\frac{\mathbf{W_p}}{\mathbf{L_p}} \mu_{\mathbf{p}} \mathbf{C_{ox}}}{\frac{\mathbf{W_p}}{\mathbf{L_n}} \mu_{\mathbf{n}} \mathbf{C_{ox}}} \approx \frac{\frac{\mathbf{W_p}}{\mathbf{L_p}} \mu_{\mathbf{p}}}{\frac{\mathbf{W_n}}{\mathbf{L_n}} 2\mu_{\mathbf{p}}} \Rightarrow \frac{\mathbf{W_p}}{\mathbf{L_p}} \approx 2 \frac{\mathbf{W_n}}{\mathbf{L_n}}$$

Since usually  $L_p \approx L_n = L_{min} \Longrightarrow W_p \approx 2W_n$ 

• Asymmetric case:  $k_n >> k_p$ , or  $\frac{W_n}{L_n} >> \frac{W_p}{L_p}$ 

$$V_{M} \approx V_{Tn}$$

NMOS turns on as soon as  $V_{IN}$  goes above  $V_{Tn}$ .


• Asymmetric case:  $k_n << k_p$ , or  $\frac{W_n}{L_n} << \frac{W_p}{L_p}$ 


$$V_{M} \approx V_{DD} + V_{Tp}$$

PMOS turns on as soon as  $V_{\text{IN}}$  goes below  $V_{\text{DD}} + V_{\text{Tp}}$ .

# CMOS inverter: noise margins (contd...) Calculate $A_v(V_M)$

• Small signal model:






$$A_v = -\left(g_{mn} + g_{mp}\right)\left(r_{on} // r_{op}\right)$$

This can be rather large.

# CMOS inverter: calculate noise margins (contd.)



• Noise-margin low, NM<sub>L</sub>:

$$\begin{aligned} \mathbf{V}_{IL} &= \mathbf{V}_{M} - \frac{\mathbf{V}_{DD} - \mathbf{V}_{M}}{\left|\mathbf{A}_{v}\right|} \\ \mathbf{NM}_{L} &= \mathbf{V}_{IL} - \mathbf{V}_{OL} = \mathbf{V}_{IL} = \mathbf{V}_{M} - \frac{\mathbf{V}_{DD} - \mathbf{V}_{M}}{\left|\mathbf{A}_{v}\right|} \end{aligned}$$

• Noise-margin high, NM<sub>H</sub>:

$$\mathbf{V}_{\mathbf{IH}} = \mathbf{V}_{\mathbf{M}} \left( 1 + \frac{1}{\left| \mathbf{A}_{\mathbf{v}} \right|} \right)$$

$$\mathbf{NM}_{\mathbf{H}} = \mathbf{V}_{\mathbf{OH}} - \mathbf{V}_{\mathbf{IH}} = \mathbf{V}_{\mathbf{DD}} - \mathbf{V}_{\mathbf{M}} \left( 1 + \frac{1}{|\mathbf{A}_{\mathbf{v}}|} \right)$$

# What did we learn today?

#### **Summary of Key Concepts**

- In NMOS inverter with resistor pull-up, there is a trade-off between noise margin and speed
- Trade-off resolved using current source pull-up
  - Use PMOS as current source.
- In NMOS inverter with current-source pull-up: if  $V_{IN}$  = High, there is power consumption even if inverter is idling.
- Complementary MOS: NMOS and PMOS switchon alternatively.
  - No current path between power supply and ground
  - No power consumption while idling
- Calculation of CMOS
  - $-V_{M}$
  - Noise Margin

MIT OpenCourseWare
http://ocw.mit.edu

6.012 Microelectronic Devices and Circuits Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.