
Recitation 25: CMOS Cascade Amplifier

Last week, we talked about a particular example of multi-stage amplifier: CS-CB cascode amplifier. We used BJT/CMOS in the circuit (BICMOS)

Today we will look at the CMOS cascode amplifier with some specific requirement on $R_{\rm out}$, and see how to generate $I_{\rm sup}$ and $V_{\rm B}$



This is a CS-CG CMOS cascode amplifier. It has

- $R_{\rm in} \propto$
- R_{out} very high (compare to CS only)
- Very good frequency response (close to CG, better than CS)


Example: Device Data

$$\begin{split} V_{\rm T_p} &= -1\,\mathrm{V}\ \mu_{\rm p} C_{\rm ox} = 25\,\mu\mathrm{A}/\mathrm{V}^2\ \lambda_{\rm p} = 0.02\,\mathrm{V}^{-1} \\ V_{\rm T_n} &= 1\,\mathrm{V}\ \mu_{\rm n} C_{\rm ox} = 50\,\mu\mathrm{A}/\mathrm{V}^2,\ \lambda_{\rm n} = 0.05\,\mathrm{V}^{-1},\,\mathrm{L} = 2\,\mu\mathrm{m} \end{split}$$

Goal:

- design transconductance amplifier with $G_{\rm m}=1\,{\rm mS},~{\rm R}_{\rm out}\geq 10\,{\rm M}\Omega,~{\rm R}_{\rm in}=\infty.$
- With 5 V power supply, $2 \mu m$ CMOS process.
- output drives other CMOS (capacitive load).
- Use $I_{\text{sup}} = 100 \,\mu\text{A}$.

Small signal model of the circuit



$$\begin{split} R_{\rm in} &= \infty \\ R_{\rm out_2} &= \gamma_{\rm oc}||(\gamma_{\rm o2} + \gamma_{\rm o2} \cdot g_{\rm m}R_{\rm s}) = \gamma_{\rm oc}||(\gamma_{\rm o2} \cdot g_{\rm m2} \cdot \gamma_{\rm o1})) \quad R_{\rm s} = \gamma_{\rm o1} \\ {\rm Overall}\,G_{\rm m} &= \frac{v_{\rm out}}{v_{\rm s}} = \frac{-i_{\rm in2}}{v_{\rm s}} = \frac{g_{\rm m1}v_{\rm gs1}\left(\frac{\gamma_{\rm o1}}{\gamma_{\rm o1} + \frac{1}{g_{\rm m2}}}\right)}{v_{\rm s}} = g_{\rm m1} \\ & \therefore G_{\rm m} &= g_{\rm m1} = 1\,{\rm mS} \implies g_{\rm m1} = \sqrt{2\left(\frac{\rm W}{\rm L}\right)_{\rm 1}\mu_{\rm n}C_{\rm ox}I_{\rm D}} = 1\,{\rm mS} \end{split}$$
 Solve for $w_1, \ w_1 &= \frac{g_{\rm m1}^2 \cdot L_1}{2I_{\rm D}\mu_{\rm n}C_{\rm ox}} = \frac{(1\,{\rm mS})^2 \cdot (2\,\mu{\rm m})}{2 \times 100\,\mu{\rm A} \cdot 50\,\mu{\rm A/V^2}} = 200\,\mu{\rm m} \end{split}$

This is design on M1.

M2: output resistance requirement determines size of M2


$$R_{\rm out} \simeq \gamma_{\rm oc} || (g_{\rm m2} \cdot \gamma_{\rm o2} \cdot \gamma_{\rm o1}) \ge 10 \,\mathrm{M}\Omega$$

Assume both $\gamma_{\text{oc}}, g_{\text{m2}} \cdot \gamma_{\text{o2}} \cdot \gamma_{\text{o1}}$ are on the same order,


$$\begin{array}{rcl} \gamma_{\rm oc} & \simeq & g_{\rm m2} \cdot \gamma_{\rm o2} \cdot \gamma_{\rm o1} \implies g_{\rm m2} \cdot \gamma_{\rm o1} \cdot \gamma_{\rm o2} \geq 20 \, {\rm M}\Omega \\ \lambda_{\rm n} & = & 0.05 \, {\rm V}^{-1} \implies \gamma_{\rm o1} = \gamma_{\rm o2} = \frac{1}{\lambda_{\rm n} I_{\rm D}} = \frac{1}{(0.05 \, {\rm V}^{-1})(100 \, \mu {\rm A})} = 200 \, {\rm k}\Omega \\ g_{\rm m2} \cdot (200 \, {\rm k}\Omega)(200 \, {\rm k}\Omega) & \geq & 20 \, {\rm M}\Omega \implies g_{\rm m2} \geq 5 \times 10^{-4} \, {\rm S} = 0.5 \, {\rm mS} \\ g_{\rm m2} & = & \sqrt{2I_{\rm D} \left(\frac{w}{L}\right)_2 \mu_{\rm n} C_{\rm ox}} \implies \left(\frac{w}{L}\right)_2 = 25, \ w_2 = 50 \, \mu {\rm m} \end{array}$$

Current Source Design

Now how to design current source I_{sup} so that $\gamma_{\text{oc}} \geq 20 \,\text{M}\Omega$? Yesterday we talked about simple MOS current source



 \implies need to cascode circuit for current source. Add a current buffer (CG) for high $R_{\rm out}$ Source resistance of current supply



$$\begin{array}{ll} R_{\rm current\ source} &=& R_{\rm out\ of\ CG} \\ &=& (g_{\rm m4}\cdot\gamma_{\rm o4})\cdot\underbrace{\gamma_{\rm o3}}_{R_{\rm s}} \\ \\ &=& g_{\rm m4}\cdot500\,{\rm k}\Omega\cdot500\,{\rm k}\Omega\geq20\,{\rm M}\Omega \end{array}$$

Need $g_{\rm m4}$, which is determined by size M4

Size of M3 and M4 is related to $V_{\rm G3}$ and $V_{\rm G4}$ to bias these gates, M3 and M4 need to be in saturation regime:

$$V_{\rm SD} > V_{\rm SG} + V_{\rm T_p}$$
 Choose $V_{\rm SG} = 1.5\,\mathrm{V} \implies \mathrm{minimum}\,\mathrm{V_{SD}} = (1.5-1), \mathrm{V} = 0.5\,\mathrm{V}$


(If we choose smaller $V_{\rm SG}$, we will need larger device $\frac{w}{L}$ to carry $100\,\mu{\rm A}$)

$$\begin{aligned} & \text{with } V_{\text{SG}} &= 1.5 \, \text{V} \implies \text{V}_{\text{G}_3} = 3.5 \, \text{V} \, \text{and} \, \text{V}_{\text{G}4} = 2 \, \text{V} \\ & \text{Since} \, |I_{\text{DP}}| & \simeq \frac{w}{2L} \mu_{\text{p}} C_{\text{ox}} (V_{\text{SG}} + V_{\text{T}_{\text{p}}})^2 = 100 \, \mu \text{A} \\ & \left(\frac{1}{L}\right)_{3,4} &= \frac{2|I_{\text{Dp}}|}{\mu_{\text{p}} C_{\text{ox}} (V_{\text{SG}} + V_{\text{T}_{\text{p}}})^2} = 32 = \frac{64}{2} \\ & g_{\text{m}4} &= \frac{w}{L} \mu_{\text{p}} C_{\text{ox}} (V_{\text{SG}} + V_{\text{T}_{\text{p}}}) = 0.4 \, \text{mS} \end{aligned}$$


(Size of M3B & M4B should be the same as for M4 and M3, helps in matching current flow). Then

$$R_{\text{currentsource}} = g_{\text{m4}} \cdot \gamma_{\text{o4}} \cdot \gamma_{\text{o3}} = (0.4 \,\text{mS})(500 \,\text{k}\Omega)(500 \,\text{k}\Omega)$$
$$= 100 \,\text{M}\Omega > 20 \,\text{M}\Omega$$

What does the design look like so far?



 \implies Need voltage source for $V_{\rm B}.$ Use diode connected NMOS (M2B) between $I_{\rm REF}$ and PMOS



Make M2B same size as M2, $\left(\frac{w}{L}\right)_{\rm 2B} = 50/2$ and:

$$V_{\rm GS_2} = V_{\rm GS_{2B}} = V_{\rm T_n} + \sqrt{\frac{2I_{\rm REF}}{\left(\frac{w}{L}\right)_2 \mu_{\rm n} C_{\rm ox}}} = 1.4 \, {\rm V}$$

Output Voltage Swing

upswing: M4 must stay in saturation regime

$$V_{\mathrm{SD_4}} \ \geq \ V_{\mathrm{SG_4}} + V_{\mathrm{T_p}} \implies V_{\mathrm{SD_4}} \geq 1.5\,\mathrm{V} - 1\,\mathrm{V} = 0.5\,\mathrm{V}$$

Since
$$V_{\mathrm{S}_4} = 3.5 \,\mathrm{V} \implies \mathrm{V}_{\mathrm{D}_4} \leq 3 \,\mathrm{V}$$

down swing: M2 must stay in saturation regime

$$V_{
m DS_2} \ \geq \ V_{
m GS_2} - V_{
m T_n}, \ V_{
m DS_2} \geq 1.4 \, {
m V} - 1.0 \, {
m V} = 0.4 \, {
m V}$$

$$\mathrm{Since}\,V_{\mathrm{S}_2} \ = \ 0.6\,\mathrm{V}, \ \mathrm{V}_{\mathrm{D}_2} \geq 1\,\mathrm{V}$$

$$\implies$$
 Swing is $1.0 \, \mathrm{V} \le \mathrm{V}_{\mathrm{out}} \le 3.0 \, \mathrm{V}$

MIT OpenCourseWare http://ocw.mit.edu

6.012 Microelectronic Devices and Circuits Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.