

Digital logic and Design.
Lab Assessment Test - 2.
slot: L43 + L44.

1.

Hari Krishna Shah
21BC50167

Q1. Design a four bit BCD synchronous down counter using D Flip flop.

⇒ Answer.

Aim: To design a four bit BCD synchronous down counter using D Flip flop.

Software required: Multism.

Design Steps:

Excitation Table of D-Flip flop.

Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

since, it is a BCD down counter, it counts from decimal 9 i.e binary 1001 to decimal 0 i.e 0000.

Now, constructing the truth table for the given problem.

We get,

2.

Present				Next State				Flipflop I/p's.			
Q_D	Q_C	Q_B	Q_A	Q_{D+1}	Q_{C+1}	Q_{B+1}	Q_{A+1}	D_D	D_C	D_B	D_A
1	0	0	1	1	0	0	0	1	0	0	0
1	0	0	0	0	1	1	1	0	1	1	1
0	1	1	1	0	1	1	0	0	1	1	0
0	1	1	0	0	1	0	1	0	1	0	1
0	1	0	1	0	1	0	0	0	1	0	0
0	1	0	0	0	0	1	1	0	0	1	1
0	0	1	1	0	0	1	0	0	0	1	0
0	0	1	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0

Now,

Using K map to simplify the obtained truth table and finding equations for D_D , D_C , D_B and D_A .

Now,

a) For D_D .

$Q_D Q_C$	$Q_B Q_A$ 00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	0	0
10	0	1	0	0

$$D_D = Q_D Q_C' Q_B' Q_A$$

b). for D_C .

3.

$\overline{C}DBA$	$\overline{C}BA$	00	01	11	10
00	0	0	0	0	0
01	0	1	1	1	1
11	0	0	0	0	0
10	1	0	0	0	0

$$\text{So, } D_C = \overline{C}D\overline{C}'\overline{C}'BA' + \overline{C}D'\overline{C}CA + \overline{C}D'\overline{C}CB.$$

c) For D_B .

$\overline{C}DBA$	$\overline{C}BA$	00	01	11	10
00	0	0	1	1	0
01	1	0	0	0	0
11	0	0	0	0	0
10	1	0	0	0	0

$$\text{So, } D_B = \overline{C}D'\overline{C}CB'A' + \overline{C}D\overline{C}'\overline{C}'BA' + \overline{C}D'\overline{C}BA.$$

d) For D_A .

$\overline{C}DBA$	$\overline{C}BA$	00	01	11	10
00	0	0	0	0	1
01	1	0	0	0	1
11	0	0	0	0	0
10	1	0	0	0	0

$$\text{So, } D_A = \overline{C}D'\overline{C}CB'A' + \overline{C}D\overline{C}'\overline{C}'BA' + \overline{C}D'\overline{C}BA'$$

Circuit Diagram:

Result: Hence, 4 bit BCD down counter is designed and implemented successfully ~~in~~ using multism.

4.

