Digital logic and Design. Lab Assessment Test-2. Slot: L43 + L44.

Harikrishnashah 21BCSO167

01. Design a four bit BCD synchronous down counter using D Flip flop.

-) Answer.

Aim: To design a four bit BCD synchronous down counter using D Flip flop.

Software required: Multism.

Design Steps:

Excitation Table Of D-Flipflop.

0	ŧ \	O _{t+1}	Ď
-	0	0	0
+	0	1.	1
+	1	0	0
+	1	1	1

since, it is a BCD down counter, it counts from decimal 9 i.e binary 2001 to decimal 0 i.e oooo.

Now, constructing the truth table for the given problem.

We get,

1	_							4						
	the Management of	THE RESERVE AND ADDRESS.	ent	Next State				7	Flipflop I/Ps.					
			OA	ODA	041	Bil	PHI	The	DED	Da	_	a B	D	A
2	0	0	1	1	0	0	O		1.	0		U	(9
1	0	0	0	0	1	1-	1		0	1		1	1	_
0	1	1	1	0	1	1	0		0	1	1	and the same of th	C	
O	1	1	0	0	1	0	1		0	1	0		1	
0	1	0	1	0	1	0	0		0	1.	0		0	
O	1	0	0	0	0	1	1		0	0	1.		1	
0	0	1	1	0	0	1_	0		0	O	1		0	
0) 1	10	0	0	0	1			O	O	1	-	
0	0	0	1	0	0	0	0	()	0	0	0		•
	1	,	1			-		WGSDW.		# Services Committees & Services				


using K, map to simplify the obtained truth table and finding equations for DD, Dc, DB and DA.

NOW,

a) For Do.

6	BUA	- ∩.•	11	20
O DOC	- 00			0
00	0	0	0	
A 4	6	0_	0	0
01		0	0	0
11.	0	11	0	0
20		1	A STATE OF THE STATE OF	7

DD = OD OCOBOA



So, Dc = ODOC'OBOA' + ODOCOA + ODOCOB.

()	For DB.			
	ODOL OBOA	01	11	20
	1	0	12	0
	00 0	Ø	11	
	04	D	0	0
	12/10	0	0.	0
	المنطفيان والمسا			

So, DB = OD'OCOGOA' + ODOC'OBOA' + OD'OBOA.

d) For DA, OBOA	01	11	20
00 0	Ø	0	1
01 12	6	0	11/
22 0	0	0	0
10 []	0	0	10

O SO, DA = ODOCOBOA' + ODOCOBOA' + ODOBOA'

Circuit Diagram:

Result: Hence, 4 bit BCD down counter is designed and implemented sucessfully in using multism,

