# **EE2019** Analog Systems and Lab: Problem Set 7

#### Problem-1




Figure 1: Circuit for Problem-1

Figure 1 shows a linear regulator. Assuming op-amp OA is ideal:

- a) Determine the polarity of input terminals 1 & 2 of the op-amp for negative feedback operation.
- b) Find the output voltage Vout.
- c) Find the minimum and maximum value of  $V_{C}$  if  $I_{LOAD}$  varies from 1mA to 10mA.
- d) Find the error in output voltage if OA is replaced with an op-amp of gain = 100 and  $R_{LOAD}$ =

# Problem-2 $V_{DD}=2.5V$ $V_{REF}=1.2V$ $V_{REF}=1.2V$ $V_{C}=0.5M\Omega$ $V_{C}=0.5M\Omega$ $V_{C}=0.5M\Omega$

Figure 2: Circuit for Problem-2

Figure 2 shows the linear regulator of Figure 1 with a real 2-stage compensated op-amp having transfer function:

$$A(s) = \frac{100}{(1+5x10^{-6}s)(1+5x10^{-8}s)}$$

- a) Assuming op-amp pole as dominant, find the maximum value of the load capacitor, C<sub>LOAD</sub> to maintain the phase margin > 45°. Support your answer with bode magnitude and phase plot.
- b) Is it possible to use C<sub>LOAD</sub> larger than the value found in (a) and still achieve a phase margin > 45°? Support your answer with bode magnitude and phase plot.
- c) Determine the value of C<sub>LOAD</sub> for which phase margin becomes 0°.

## **Problem-3**

Simulate the circuit of Figure 2 on LTSpice and compare the result of problem-2 with your simulated results. Comment on differences, if there are any.

#### **Problem-4**

In class, we saw that the response of a "slow" linear time-invariant system to a rapidly varying input like  $v_i$  in Figure 4 is approximately the same as that due to  $v_i$ . In this problem, we will convince ourselves of this by working a specific example on LTSpice simulation.

Assume that  $v_i$  has a frequency of 1 MHz, and a duty cycle of 10%. RC = 1 mS. On the same graph, plot  $v_o(t)$  when the input is  $v_i(t)$ , and when it is  $v_i(t)$ .




Figure 4: Circuit for Problem-4




Figure 5: Circuit for Problem-5

Figure 5 shows a buck converter. The battery voltage *Vbat* is 5V.  $\phi$  and  $\overline{\phi}$  are complementary switch drive signals. The duty cycle of  $\phi$  is denoted by D. The switching frequency is 1.5 MHz.  $L=2.2~\mu\text{H}$  and  $C=22~\mu\text{F}$ . The load resistor  $R=10\Omega$ .

- a) Determine D needed to achieve Vout = 3:3V.
- b) Determine the transfer function from vx to Vout.
- c) Using the observation that the pole frequency of the LC filter is much lower than the switching frequency, determine the ripple in the inductor current and output voltage.
- d) Sketch the current waveforms in the inductor and capacitor in steady state.
- e) Sketch the voltage waveform *Vout* in steady state.

#### **Problem-6**

As usual, the switching period Ts is much smaller than the time-constant of the LC network. S1 and S2 are controlled by complementary waveforms, and the waveform controlling S1 is shown in the figure. Determine the average output voltage vo, and the average current drawn from the source. Draw the steady state current and voltage waveforms through/across the inductor and capacitor.




Figure 6: Circuit for Problem-6

#### Problem-7

Figure 7 shows the circuit diagram of a type-I (integral) compensated buck converter with output voltage, Vout regulated at 2.5V for input supply,  $V_{DD}$ =5V and load current,  $I_{LOAD}$ =1A. Assuming switches  $S_P$  and  $S_N$  are ideal.

- Model the buck converter in continuous time domain and find the small signal loop gain transfer function.
- b) Determine the value of capacitor C<sub>1</sub> to achieve the gain margin of > 20dB and draw the bode magnitude and phase plot.
- c) Find the value of control voltage, V<sub>CTRL</sub> and duty cycle, D to regulate the output voltage at 2.5V.
- d) Find the value of peak to peak inductor ripple current and peak-to-peak output ripple voltage.
- e) Draw the steady state waveforms for PWM voltage (V<sub>PWM</sub>), switch currents (I<sub>P</sub> and I<sub>N</sub>), inductor current (I<sub>L</sub>) and output voltage (Vout).




Figure 7: Circuit for Problem-7

#### **Problem-8**

Design the buck converter circuit shown in Figure 7 and its continuous time model in LTSpice.

- a) Perform AC analysis and plot the loop gain magnitude and phase response of the continuous time model and verify your results found in Problem-7 (b). Observe and comment on the effect of varying capacitor (C<sub>1</sub>) value on unity gain frequency (w<sub>u</sub>) and gain margin. Use enough points per decade in your AC simulation to get the correct value of Q<sub>0</sub> due to LC resonance.
- b) Perform transient analysis and plot waveforms V<sub>CTRL</sub> and V<sub>OUT</sub> of buck converter and corresponding signals in its continuous time mode on the same graph. Verify that V<sub>CTRL</sub> and V<sub>OUT</sub> of the buck converter have the average value as of its continuous time model. Comment on the difference if observed any. Use initial condition V<sub>OUT</sub>=0 in your transient simulation. Verify your results found in Problem 7 (c), (d) and (e).





Figure 1: Circuit for Problem-1


Figure 1 shows a linear regulator. Assuming op-amp OA is ideal:

- a) Determine the polarity of input terminals 1 & 2 of the op-amp for negative feedback operation.
- b) Find the output voltage Vout.
- c) Find the minimum and maximum value of  $V_{C}$  if  $I_{LOAD}$  varies from 1mA to 10mA.
- d) Find the error in output voltage if OA is replaced with an op-amp of gain = 100 and R<sub>LOAD</sub>=





a) since for lest voltage, tomind 2 VIII
is -ve, I is the



d) Find the error in output voltage if OA is replaced with an op-amp of gain = 100 and  $R_{LOAD}$ =  $\infty$ 

$$V_{c} = \begin{cases} V_{out} - I_{o} \\ V_{ov} - I$$





Figure 2: Circuit for Problem-2


Figure 2 shows the linear regulator of Figure 1 with a real 2-stage compensated op-amp having transfer function:

$$A(s) = \frac{100}{(1+5x10^{-6}s)(1+5x10^{-8}s)}$$

- Assuming op-amp pole as dominant, find the maximum value of the load capacitor, C<sub>LOAD</sub> to maintain the phase margin > 45°. Support your answer with bode magnitude and phase plot.
- b) Is it possible to use C<sub>LOAD</sub> larger than the value found in (a) and still achieve a phase margin > 45°? Support your answer with bode magnitude and phase plot.
- Determine the value of C<sub>LOAD</sub> for which phase margin becomes 0°.

Wag - loggests





At was, Phase is 190°. so exten pole commo t bring phase to 135°

unoner mui code magnitude una pridoc prot.

b) Is it possible to use C<sub>LOAD</sub> larger than the value found in (a) and still achieve a phase margin > 45°? Support your answer with bode magnitude and phase plot.

If we pole is downet pole, then 
$$P-M = 7 + 5^{\circ}$$
 is achievable

If we is downet pole, then why =  $p_1 = (2 \times (0^5 + 4 \text{ ad s})^3)$ 

(4.16) =  $5 \times (0^3)$ 

[1+3]


 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $(1+3)$ 
 $($ 

$$\frac{5 \times 10^{3}}{(S_{2})(1)} = \frac{1}{(S_{2})(1)} = \frac{$$

$$P \sigma = \int 2 \times 2 \times 10^{0} = \int 2 \times 2 \times 20$$

$$= \int 2 \times 2 \times 20$$

$$= \int 4 \cos^{2} 4 \cos^{2} 1$$



c) Determine the value of  $C_{LOAD}$  for which phase

margin becomes 0°.

$$U(1) = \frac{\sqrt{3} \times \sqrt{6}}{\sqrt{1 + \sqrt{1 +$$





Figure 5: Circuit for Problem-5


Figure 5 shows a buck converter. The battery voltage Vbat is 5V.  $\phi$  and  $\overline{\phi}$  are complementary switch drive signals. The duty cycle of  $\phi$  is denoted by D. The switching frequency is 1.5 MHz.  $L = 2.2 \mu H$  and  $C = 22 \mu F$ . The load resistor  $R = 10\Omega$ .


- a) Determine D needed to achieve  $Vout = 3 3 \sqrt{3} \sqrt{3}$
- b) Determine the transfer function from vx to Vout.
- c) Using the observation that the pole frequency of the LC filter is much lower than the switching frequency, determine the ripple in the inductor current and output voltage.
- Sketch the current waveforms in the inductor and d) capacitor in steady state.
- Sketch the voltage waveform *Vout* in steady state.

22×2.2×10-42




As usual, the switching period Ts is much smaller than the time-constant of the LC network. S1 and S2 are controlled by complementary waveforms, and the waveform controlling S1 is shown in the figure. Determine the average output voltage vo, and the average current drawn from the source. Draw the steady state current and voltage waveforms through/across the inductor and capacitor.












Figure 7 shows the circuit diagram of a type-I (integral) compensated buck converter with output voltage, Vout regulated at 2.5V for input supply,  $V_{DD}$ =5V and load current,  $I_{LOAD}$ =1A. Assuming switches  $S_P$  and  $S_N$  are ideal.

- Model the buck converter in continuous time domain and find the small signal loop gain transfer function.
- b) Determine the value of capacitor C<sub>1</sub> to achieve the gain margin of > 20dB and draw the bode magnitude and phase plot.
- c) Find the value of control voltage,  $V_{CTRL}$  and duty cycle, D to regulate the output voltage at 2.5V.
- d) Find the value of peak to peak inductor ripple current and peak-to-peak output ripple voltage.
- e) Draw the steady state waveforms for PWM voltage  $(V_{PWM})$ , switch currents  $(I_P \text{ and } I_N)$ , inductor current  $(I_L)$  and output voltage (Vout).





Figure 7: Circuit for Problem-7

$$LL(1) = -90 - (1-w^2 2 \times 10^{-11} + 5 w 10^{-6})$$

$$= -5$$

$$= -60 - (80)$$








Figure 7: Circuit for Problem-7


d) Find the value of peak to peak inductor ripple current and peak-to-peak output ripple voltage.



e) Draw the steady state waveforms for PWM voltage (V<sub>PWM</sub>), switch currents (I<sub>P</sub> and I<sub>N</sub>), inductor current (I<sub>L</sub>) and output voltage (Vout).




Problem 2 circuit is simulated below. Below simulation is for the loop gain. As calculated theoretically, 2.5 nF yields a phase margin of 0, so simulation matches theoretical prediction.




Vout1 is the output when input is vi Vout2 is the output when input is vi

Response of slow LTI system to vi is similar to vi'. Clearly, it is close to 0.1V in both cases.




**Problem 8**Below is the loop gain equation, where VDD = 0, Vref = 0, Iload = 0.




# Problem 8 a)

Below is AC analysis for a range of Capacitor Values, 10p, 100p, 1n, 100n, 1u



# Below is AC analysis at 1n, which achieves gain margin 20dB.




## Calculation of Q

wn is natural frequency.

Consider the Transfer function of just the RLC circuit. There, the Gain is approximately 13dB. Now, Gain at w = wn is Q. So, 20 \* log10(Q) = 13.


Therefore, **Q = 4.46**, which matches with theoretical calculations.



6


# Problem 8 b)

## Vout



We can observe that Vout has some initial condition, but finally settles down to 2.5 V as expected.


## **VCTRL**




VCTRL also has some initial values, but settles down to 0.52V, as expected by theoretical calculation.

## Explanation: c) As calculated theoretically, VCtrl = 0.52 V, Duty cycle is 0.52

## d) Peak to Peak inductor ripple



Ripple current is found to be 1.29 A - 0.68 A = 0.6 A, which is similar to theoretical value



Theoretical predictions match with simulated values