




In the circuit shown above, switches are ideal clocked by ideal comparator outputs Q and Qb. Here, V_H =0.7V, V_L =0.3V, R_1 =4k Ω , and C_1 =8nF. In steady state, sustained oscillations are observed at V_O and Q/Qb and V_O has a dc $\sqrt{-2F V_O}$ voltage of 0.5V.

- a) Find the frequency of sustained oscillations.
- b) Find time domain expressions for a clock period at V_{O} . Plot waveforms for a clock period at V_{O} in steady state.
- c) If V_L is changed to 0.15V, what is the new dc voltage across C_1 ?






Consider a 3-bit ADC as shown above. The input V_i is sampled using clock CK_1 . The sampled input is compared with the threshold voltage V_{TH} at the rising edge of clock CK_2 . The comparator outputs are stored in bits b_2,b_1,b_0 . Digital-to-analog converter (DAC) converts digital bits at onalog voltage V_{TH} . V_{TH} spans 0 to 1V. If V_i = 0.85V and R_1C_i =T/4, find digital bits at the end of each clock period. (Hint: You can start with V_{TH} = 0.5V. Switch is ideal.)



e-(1/1 - 1





7-2t = (2R(13)


Question-5 (5 marks)


The LDO shown below is designed to regulate the output voltage, V_{o} =2.0V.


- a) Determine the signs of opamp inputs (X & Y) for negative feedback operation.
- b) Find the value of V_{REF} and control voltage, V_{C} to regulate V_{O} at 2.0V.
- c) Find the absolute error in V_{O} due to finite DC gain.
- d) Determine the output impedance, Z_{out} looking into the output V_{O} .












10 vitto 23 vi - VotVoj + 83 vo (10 marks) Question-1 A filter transfer function is given by $H(s) = \frac{10\left(1 + \frac{s^2}{\omega_p^2}\right)}{1 + \frac{s}{\omega_p O_p} + \frac{s^2}{\omega_p^2}} \qquad \boxed{V}$ (0V; w } + (0V; = Vou 2 + w V + Vo Here, $\omega_p=10^9$ and $Q_p=\frac{1}{\epsilon}$ a) Draw s-domain block diagram of the above filter using integrators and gain blocks. Realize the above filter transfer function using 10v; -vo = wpvo - wp lov; + vo wp?


8 q, 82 ideal opamps, resistors, and capacitors. If 1pF capacitors are used for all integrators, find all resistor values used in your design. Draw Bode magnitude and phase plots for the filter transfer function. we fully -lov) + vo (0-10vi-w | w (10vi-vo) + vo \bigvee_{ι}° Vo Vont - - tV Question-1 (10 marks) Vout - 1x + (vin - vx) + (Vin - vx) 8 (api = 0 Vout -10 vx tavin + Vi, & a x10-6 - Vx 9x0-6 8 20 Figure-B Closed loop amplifier shown in Figure-A needs to be designed for stable operation. Considering the op-amp (OA) model shown in Figure-B. Vout + 10 Vout + 9x0 & Vout = -94, - 89x000 a) Find the loop gain transfer function. b) Calculate the value of capacitor C_C to achieve the phase margin of 60 degrees. Draw the bode magnitude and phase plot of the loop gain transfer function after the compensation. Clearly mention values of gain, phase and location of poles, zeroes and unity gain frequency. (1 + 3 (d))




Question-4


(10 marks)

Design a Gm-C equivalent filter for the following RLC filter using state variable technique. Specify the values of all transconductances and capacitances used in the design.





The LDO shown below is designed to regulate the output voltage, Vo=2.0V. a) Determine the signs of opamp inputs (X & Y) for negative feedback operation. b) Find the value of V_{REF} and control voltage, V_{C} to regulate V_{O} at 2.0V. c) Find the absolute error in V_{O} due to finite DC gain. d) Determine the output impedance, Z_{out} looking into the output $V_{\text{O}}. \label{eq:continuous}$ **V**_{DD}=**2.5V** $1mS \cdot (V_c - V_{DD}) \langle \uparrow \rangle$ R_c =1 $k\Omega$ V₀=2.0V R₁=10kΩ I_{LOAD}=1mA R₂=10kΩ



Above voltage regulator system consisting of a switching buck converter followed by a linear regulator is designed for following specifications: V_{IN} =1.8V, output of the switching buck converter, V_{O1} =1.2V, output of the linear regulator, V_{O2} =1.0V, load current of the linear regulator, V_{ILOAD} =1A, ramp switching period=1 μ S, ramp amplitude=0.9V, inductor L=5 μ H, series resistance—RDCR=0.1 Ω , capacitors C_{O1} =20 μ F, C_{O2} =10 μ F and integrator capacitor, C_{C} =10 μ F. Assuming ideal switches SP and SN where SP a turned ON when VPWM is high and SN is turned ON when VPWM is low.

Determine the steady state value of control voltage, Votel. PWM duty cycle and linear regulator control voltage, Votel

b) Find the loop gain unity gain frequency and value of integrator transconductance, G_{mc} to achieve the minimum gain margin of 20dB (i.e. loop gain magnitude = -20dB at 0 phase>margin) for I_{LOAD}=0 to 1A.

c) Find peak-to-peak inductor ripple current ΔI_L and output ripple voltage ΔV₀₁.

d) Determine the overall efficiency of the entire voltage regulator system.

1 1820 - Vital SC 3C

16 - 10-pr


SC & SCC + BRC+1

of CAC BCC

A((-1)) T





(10 marks)




A closed loop amplifier shown in Figure-A needs to be designed for stable operation. Considering the op-amp (OA) model shown in Figure-B


- a) Determine the loop gain transfer function and frequency of poles and zeros with C_C =0.
- b) Calculate the value of capacitor C_C to achieve the phase margin of 60 degrees.
- c) Draw the bode magnitude and phase plot of the loop gain transfer function after the compensation.
 Clearly mention values of gain, phase and location of poles, zeroes and unity gain frequency.
- d) If R_1 remains fixed at $10k\Omega$ while R_2 is changed to adjust the closed loop gain, find the value R_2 at which the amplifier becomes unstable (i.e. phase margin is dropped to 45 degrees).
- e) Find the damping factor (ζ) with location of poles and zeroes of the closed loop transfer function, V_{out}(s)/V_{in}(s) before and after the compensation.







4c



In the circuit shown above, Gm = 1mA/V.


- a) Find the signs of terminals 'A' and 'B' such that the closed loop operation is stable.
- b) Find the closed loop gain V_o(s)/V_i(s). Find the unity gain frequency for the closed loop transfer function.



Question-3 (5 marks)

In the circuit shown below, switched current sources are used with a resistor R to generate the reference voltage V_{ref} for comparison. The switches are ideal with zero ON resistance when control signal is high. The switch is

turned OFF when control signal as 0V. The comparator has an input referred offset voltage $V_{\text{off.}}$ V_{i} is the sampled input available for comparison. SAR logic is clocked using clock signal, CLK with time period T. SAR's outputs i.e., B<4:0> change every clock (CLK) period. Let B<4:0> has 5V as high voltage and 0V as low voltage. Also, I_0 =31.25µA and R = 1k Ω . Let D=0 and B<4:0>=0 at t=0.



- a) If V_i=0.743V and V_{off} = 0V, find D and B<4:0> every clock period till a final digital equivalent is found for the input.
- b) If V_i=0.743V and V_{off} = -31.25mV, suggest a method to generate a correct digital equivalent of the analog input with available components in the circuit and without adding any extra circuit components.

Clk por: od	Birony	Vref	
1	(O 0 0 0	0-5	,
2	1(000	o ·7f∨	0
3	(0(00	0,674 N	V
4	locio	0-0875	1
5	(011)	0-7(825	0
	,		

(014)