


Question-4 (2 marks)

A bandpass filter was theoretically designed to operate at center frequency of 1kHz. When implemented on hardware, the center frequency was off from 1kHz due to tolerance in resistance and capacitance. How will you find the exact value of the center frequency without knowing or measuring the resistor and capacitor values?

Choose 1kHz freq, then measure V_{pp} at nearby frequencies. Change knob by at most $\frac{BW}{2}$, & smaller tolerance

Question-3 (7 marks)

LED driver below was designed for the LED of V-I characteristic shown the figure.



- Find the value of R_{REF} and V_{OUT} for the LED current (I_{LED}) of 100mA. Assume $V_{GND_REF} = V_{GND_LED} = 0V$ (3 marks)
- Which of the following two resistors are most suitable to be used for R_{SENSE} and why? (2 marks)

| Resistor Name | Resistance | Tolerance/Error | Maximum Power Rating |
|---------------|------------|-----------------|----------------------|
| Resistor-A | 5Ω | ± 1% | 60mW |
| Resistor-B | 5Ω | ± 0.5% | 30mW |

- Suppose V_{GND} is the clean ground (0V) closer to reference ground (V_{GND_REF}) while LED ground (V_{GND_LED}) is not guaranteed to be 0V due to parasitic resistance. Which of two grounds (V_{GND} or V_{GND_LED}) should V_{GND_REF} be connected and why? (2 marks)

a) Assume $I_L = 0$

$$V_x = I_{Lef} \times 5\Omega = [0.5V]$$

$$V_{out} = [4V]$$

$$V_{NF} = 0 + V_x \Rightarrow R_{Ref} = [50k]$$


b) $I_{out} \times 0.5V = (\Sigma_{out} w)$

Use A

c) V_{SQR} - led

Question-2 (6 marks)

Following ramp generator was designed to operate at frequency of 100kHz with resistor and capacitor values as mentioned in the figure. Comparator CMP1 is an open drain/collector hence requires pull-up resistor R_4 . Output waveform at V_{SQR} is expected to be a square wave of amplitude V_{DD} .



Page 1 of 2

- When measured on oscilloscope, the actual waveform at V_{SQR} had an amplitude lower than V_{DD} as shown in the figure. What could be the possible reason for attenuation in the amplitude and what are the two possible ways to fix this? (3 marks)
- If resistor and capacitor values mentioned in the figure were selected at $V_{DD}=5V$, what would be the impact on ramp frequency and ramp amplitude when V_{DD} is reduced to 4V? (2 marks)
- When measured on oscilloscope, it was observed that ramp frequency was not 100kHz but lower. What could be the possible reasons? (1 mark)

b)

- Pull up resistor draws current
- Due to slew rate of op amp

Fixes:

- Changing cap value until we get a square wave




b) It will just be a ramp with V_{pp} lower. The slope (due to slew rate) of V_{SQR} will be lesser in magnitude

c) Cap could have some error, Cap can have parasitic resistance


Question-1 (15 marks)

Following class-d amplifier is designed for a sinusoid input signal of 1kHz frequency and peak-to-peak amplitude of 400mV with 100kHz ramp signal of amplitude V_M as shown in the Figure. If maximum and minimum duty cycle of PWM output is limited at 90% and 10%, respectively:

- What should be the amplitude (V_M) of the ramp signal V_{RAMP_IN} ? (1 mark) ✓
- Find the common mode voltage (V_{CM}) of the ramp signal V_{RAMP_OUT} . (1 mark)
- Assuming inductor L is large enough to filter out PWM switching ripple, draw the waveform and find peak-to-peak value of the output current (I_{out}). (3 marks)
- Find overall gain of the class-d amplifier. (2 marks)
- Write the expression for differential PWM output ($V_{PWMP} - V_{PWMN}$) in terms of duty cycle (D). (2 marks)
- Assuming switches S_P and S_N are ideal, draw the differential PWM waveform ($V_{PWMP} - V_{PWMN}$) at time instances t_1 , t_2 and t_3 . (6 marks)




Ramp



$$0.25 - \frac{V_{pp}}{2} + \left(\frac{V_{pp}}{2} \right) 90\% = -0.25 + 0.2V$$


$$0.25 + V_{pp} \cdot 0 = 0.25 + 0.2$$




Question-1 (11 marks)

Following class-d amplifier is designed for a triangular input signal of 10kHz frequency and peak-to-peak amplitude of 500mV with 10MHz ramp signal of amplitude V_M as shown in the Figure. If maximum and minimum duty cycle of PWM output is limited at 80% and 20%, respectively:


- What should be the maximum peak-to-peak amplitudes V_{AN} and V_{AP} of the input signals V_{INN} and V_{INP} , respectively? (1 mark)
- Find the common mode voltages V_{CMN} and V_{CMP} of the input signals V_{INN} and V_{INP} , respectively? (1 mark)
- Ignoring ripple in I_{OUT} due to PWM switching, draw the waveform of output current I_{OUT} and find peak-to-peak value. (2 marks)
- Find overall gain of the class-d amplifier. (2 marks)
- Write the expression for average differential output voltage Avg. ($V_{OUTP} - V_{OUTN}$) in terms of duty cycle (D). (2 marks)
- Assuming switches S_P and S_N are ideal, draw the instantaneous differential PWM waveform ($V_{OUTP} - V_{OUTN}$) when differential input ($V_{INP} - V_{INN}$) of dc +0.25V, 0V and -0.25V applied. (3 marks)




V_{outp}



$$V_{out} - V_{outn}$$



(-20%)



$$V_{out} = 0.5 + 0.5 \sin \omega t$$

(0.65V)


$$= \frac{0.6 \times 5}{8} = \frac{3}{8} A$$

$$\left(V_{CM} + \frac{V_A}{2} \right) = 0.8 V$$

$$V_{CM} - \frac{V_A}{2} = 0.2 V$$

$$V_{CM} = 0.45 V$$

$$V_A = 0.6 V$$



$$D_1 = 62.5\%$$

$$D_2 = 37.5\%$$

25

50

20%

20%

50

50%




50%

5V

0V

Following ramp generator was designed to operate at frequency of 100kHz with resistor and capacitor values as mentioned in the figure. Comparator CMP1 is an open drain/collector hence requires pull-up resistor R_4 . Output waveform at V_{SQR} is expected to be a square wave of amplitude V_{DD} and V_{RAMP} is expected to be a triangular wave.

- When measured on oscilloscope, the actual waveform at V_{SQR} had an amplitude lower than V_{DD} as shown in the figure. What could be the possible reason for attenuation in the amplitude and what are the two possible ways to fix this? (2 marks)
- If resistor and capacitor values mentioned in the figure were selected at $V_{DD}=5V$, what would be the impact on ramp frequency and ramp amplitude when V_{DD} is reduced to 4V? (2 marks)
- When measured on oscilloscope, it was observed that ramp frequency was not 100kHz but higher. What could be the possible reasons? (1 mark)
- When measured on oscilloscope, ramp signal V_{RAMP} was not triangular but had some non-linearity as shown in the figure. What could be the reason for this non-linearity? (1 mark)




Question-3 (8 marks)

LED driver shown in figure below was designed to drive Green (G) and White (W) LEDs connected in series with their V-I characteristic shown the figure. If LEDs are driven with $I_{LED}=80\text{mA}$:


- Find the value of R_{SENSE} (1 mark)
- Find V_{out} (1 mark)
- Find the value of V_{CTRL} (1 mark)

- Draw the waveform at V_{RAMP_B} and V_{PWM} with dc and peak-to-peak voltage (2 marks)
- Find the duty cycle of V_{PWM} (1 mark)
- Which of the following three resistors is most suitable to be used as R_{SENSE} and why? (2 marks)

| Resistor Name | Tolerance/Error | Maximum Power Rating |
|---------------|-----------------|----------------------|
| Resistor-A | $\pm 1.2\%$ | 20mW |
| Resistor-B | $\pm 0.5\%$ | 10mW |
| Resistor-C | $\pm 1\%$ | 30mW |



LED V-I Characteristic




$$V_{ref} = 0.25\text{ V}$$

$$R_{sense} = \frac{0.25\text{ V}}{80\text{ mA}} = 3.125\text{ k}\Omega$$

$$V_{RAMP_B} = 5.5\text{ V}$$

72.5 -

$$V_{CTRL} = 5.225\text{ V}$$




D ~ 72.5 -

$V_{INP} - V_{INN}$
 40
 $SD = (-1)^2 S$
 40

Following class-d amplifier is designed for a sinusoid input signal of 1kHz frequency and peak-to-peak amplitude of 400mV with 100kHz ramp signal of amplitude V_M as shown in the Figure. If maximum and minimum duty cycle of PWM output is limited at 90% and 10%, respectively:

- What should be the amplitude (V_M) of the ramp signal V_{RAMP_IN} ? (1 mark)
- Find the common mode voltage (V_{CM}) of the ramp signal V_{RAMP_OUT} . (1 mark)
- Assuming inductor L is large enough to filter out PWM switching ripple, draw the waveform and find peak-to-peak value of the output current (I_{out}). (3 marks)
- Find overall gain of the class-d amplifier. (2 marks)
- Write the expression for differential PWM output ($V_{PWMP} - V_{PWN}$) in terms of duty cycle (D). (2 marks)
- Assuming switches S_P and S_N are ideal, draw the differential PWM waveform ($V_{PWMP} - V_{PWN}$) at time instances t_1 , t_2 and t_3 . (6 marks)



Question-4 (2 marks)


A bandpass filter was theoretically designed to operate at center frequency of 1kHz. When implemented on hardware, the center frequency was off from 1kHz due to tolerance in resistance and capacitance. How will you find the exact value of the center frequency without knowing or measuring the resistor and capacitor values?

~) $2\pi f_c$, $2\pi f_c$.

$800 \rightarrow 1200 \text{ Hz}$





Center f_c \approx $2\pi f_c$


Rotate knob by almost $\frac{BW}{2}$



Cont?


Attack Peak Detection






$$\eta = 80\%$$

t_1



$$T_8$$



$$T_8$$


$$t_2$$





$$T_8$$

$$t_1$$

$$(2D-1) V_{out} = 80 \times (5)$$




$$V_{outP} - V_{outM}$$



$$D = \alpha \cdot \bar{s} + \alpha \cdot h \sin \omega t$$


$$i_2 = \frac{V_{DD}}{2R} \left(2D - 1 \right)$$

$$= \frac{V_{DD} \times \alpha \cdot 8}{2R}$$



$$\frac{2V_{DD}}{V_m} - 2D$$

$$(2D - 1) V_{DD}$$



$$t_c \rightarrow T$$