

CE227032 - PSoC 6 MCU SMIF On-The-Fly Encryption in MMIO and XIP Modes

Objective

This example demonstrates on-the-fly encryption of data using Serial Memory Interface(SMIF) in MMIO and XIP modes. This example uses the CY15B104QSN Excelon™-Ultra 4-Mbit (512K x 8) Quad SPI F-RAM™ in SPI mode.

Requirements

Tool: ModusToolbox™ 1.1

Programming Language: C

Associated Parts: All PSoC® 6 MCU parts

Related Hardware: PSoC 6 WiFi-BT Pioneer Kit

Overview

This example demonstrates on-the-fly encryption of data using Serial Memory Interface(SMIF) in MMIO and XIP modes. This example uses the CY15B104QSN Excelon™-Ultra 4-Mbit (512K × 8) Quad SPI F-RAM in SPI mode that is available on the PSoC 6 WiFi-BT Pioneer Kit.

Plain data is encrypted in firmware and written to F-RAM in MMIO mode. The encrypted data is then read back, decrypted and compared with plain data for integrity. The firmware then shifts the SMIF operation to XIP mode. In this mode, plain data is directly written to the F-RAM. Encryption is performed on-the-fly by the SMIF block. Data is read back directly and compared with the written data for integrity check; decryption of data is performed on-the-fly by the SMIF block.

Hardware Setup

This example uses the PSoC 6 WiFi-BT Pioneer Kit's default configuration. Refer to the kit guide to ensure that the kit is configured correctly.

Note: The PSoC 6 WiFi-BT Pioneer kit ships with KitProg2. ModusToolbox only works with KitProg3. Before using this code example, make sure that the kit is upgraded to KitProg3. See **ModusToolbox Help > ModusToolbox IDE Documentation > User Guide**; section PSoC 6 MCU KitProg Firmware Loader. If you do not upgrade, you will see an error like "unable to find CMSIS-DAP device" or "KitProg firmware is out of date".

Software Setup

This example uses Tera Term as the terminal emulator program. Install one on your PC if you don't have one.

Operation

- 1. Connect the Pioneer board to your PC using the provided USB cable through the USB connector.
- 2. Open a terminal program and select the KitProg3 COM port. Set the serial port parameters to 8N1 and 115,200 baud.
- 3. Import the application into a new workspace. See KBA225201.
- 4. Program the PSoC 6 MCU device. Select the 'mainapp' project. In the **Quick Panel**, scroll down, and click **Program** (**Kitprog3**).
- 5. After programming, the application starts automatically. Confirm that verbose messages regarding firmware operation are displayed on the UART terminal. Figure 1 is a snapshot of the serial terminal output.

1



Figure 1. Serial Terminal Output



Debugging

You can debug the example to step through the code. Use Debug (KitProg3) configuration in the Quick Panel. See KBA224621 in the Cypress community to learn how to start a debug session with ModusToolbox IDE.



Design and Implementation

Encryption and decryption of data in the SMIF block are based on the AES-128 forward block cipher. The secret private key is programmed into the CRYPTO_KEYx registers of the block. In the crypto block of SMIF, by applying AES-128 with 128-bit secret key to 128-bit plain text, you get 128-bit cipher text. Note that the AES-128 block cipher is on the address of the data and not on the data itself.

When using MMIO mode, plain text is encrypted by firmware. This is done by providing the address of the memory as plain text to the crypto block and then the data is XORed with the resulting cipher text. The encrypted data is then written to F-RAM. The data from F-RAM is similarly decrypted. See thecode snippet below. Data is encrypted and decrypted using the Cy_SMIF_Encrypt API function.

```
PrintArray("[Info] Plain Data:\t", txBuffer, PACKET_SIZE);
    status = Cy_SMIF_Encrypt(KIT_QSPI_HW, CY15B104QSN_SlaveSlot_2.baseAddress, encryptedtxBuffer,
PACKET_SIZE, &KIT_QSPI_context);

/* Write the sample bytes in encryptedtxBuffer to the external memory address specified */
    WriteMemory(KIT_QSPI_HW, (cy_stc_smif_mem_config_t*) smifMemConfigs[0], &KIT_QSPI_context,
    encryptedtxBuffer, PACKET_SIZE, extMemAddress);

/* Read data from external memory into rxBuffer and decrypt it*/
    ReadMemory(KIT_QSPI_HW, (cy_stc_smif_mem_config_t*) smifMemConfigs[0], &KIT_QSPI_context, rxBuffer,
PACKET_SIZE, extMemAddress);
    status = Cy_SMIF_Encrypt(KIT_QSPI_HW, CY15B104QSN_SlaveSlot_2.baseAddress, rxBuffer, PACKET_SIZE,
    &KIT_QSPI_context);
```

In XIP mode, the SMIF crypto block supports on-the-fly encryption and decryption. The address accessed using XIP mode is used as plain text; the resulting cipher text is then used to write to external F-RAM on-the-fly and is not software accessible. In XIP mode, the resulting ciphertext (of the encrypted address) is XORed with the memory transfer's read data or write data.

For more information on encryption in SMIF block, see the device TRM.

The Serial Communication Block (SCB) resource is configured as a UART at 115200 baud, 8N1. It is connected to a clock operating at 923 kHz to generate the correct baud rate. The RX is on pin P5[0] and TX is on P5[1] to match the pin usage on the kit

The resources are configured and application code runs on the CM4 CPU.

To see all the settings, review the design.modus file in the application.

Resources and Settings

Table 1 lists the resources used in this example, and how they are used in the design.


Resource Alias Non-default Settings **Purpose** See Figure 2 **Quad Serial Memory** KIT_QSPI Communicates with SPI F-RAM See Figure 3 for FRAM Interface configuration SCB KIT_UART Prints messages to a terminal window See Figure 4 KIT_LED2 Provides visual feedback See Figure 5 Digital Output Pin KIT_UART_TX Used for UART transmit (Tx) See Figure 6 Digital Input Pin KIT_UART_RX Used for UART receive (Rx) See Figure 7

Table 1. ModusToolbox Resources

Figure 2 to Figure 7 show non-default configuration settings for the resources.



Figure 2. QSPI Configuration





PSoC 6 ∨ Slave Slot Memory Part Number Data Select Memory Mapped Pair With Slot Start Address End Address Write Enable Config Data In Flash Encrypt Size Not used 0 0x18000000 0x10000 0x1800FFFF Quad SPI-Data[0:3] None V SPI-MOSI:MISO Data[0:1] 0x18010000 0x10000 0x1801FFFF 2 CY15B104QSN SPI-MOSI:MISO Data[0:1] V None ∨ 0x18020000 0x1802FFFF ~ ~ ~ 0x10000 Not used SPI-MOSI:MISO Data[0:1] 0x10000 0x1803FFFF None ~ 0x18030000 Location: DEFAULT_MEMORY ms ∨ User part number: Erase time: Status register busy mask: Chip erase time: ms ∨ Program time (µs): Status register quad enable mask: Size of memory: Description: 0x0000100 Program page size: Erase block size (bytes): Number of address bytes for SPI transactions: 0x03 ✓ Quad SPI modes supported: Octal Single SPI Commands Dual SPI Commands Quad SPI Commands Octal SPI Commands Number Command Width Address Width Mode Description Mode Width Dummy Cycles Data Width 0x00 Single V Single V NA Single V NΑ Single V Read command format Single ~ Single ∨ Single V NΑ Write enable command format 0x00 NΑ Single ∨ Single 🗸 NA Single 🗸 0x00 NA Write disable command format 0x00 NA NA Single ~ Erase command format Single 🗸 Single 🗸 Chip erase command format 0x00 Single \vee NA NA Single V Single V Single \vee Program command format NA Single ∨ Single V Single V Read status register command (containing QE bit) 0x00 NA NA Single V Single V Single V NA Read status register command (containing WIP bit) 0x00 NΑ

Figure 3. F-RAM Memory Configuration

Note: Memory mapping of F-RAM (operating in SPI mode) to PSoC 6 MCU's internal memory map is not supported by the QSPI configurator in ModusToolbox 1.1. Memory mapping is enabled by setting CY_SMIF_FLAG_MEMORY_MAPPED flag in the CY15B104QSN_SlaveSlot_2.flags variable. This variable is defined in the generated source file *cycfg_qspi_memslot.c*.

NΑ

Single ∨

NΑ

Single ∨

Single ∨

Single ∨

Write status register command (containing QE bit) 0x00









Figure 5. GPIO Pin configuration for LED



Analog Diagram Code Preview






Figure 6. GPIO Pin Configuration for UART Tx

Figure 7. GPIO Pin Configuration for UART Rx

Dedicated
 Error






Figure 8 and Figure 9 show the Clock configuration for UART and QSPI resources respectively.

Figure 8. Peripheral-Clock Configuration for UART





Figure 9. Clock Configuration for SMIF





Related Documents

For a comprehensive list of PSoC 6 MCU resources, see KBA223067 in the Cypress community.

Application Notes					
AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity	Describes PSoC 6 MCU with BLE Connectivity devices and how to build your first PSoC Creator project				
AN221774 – Getting Started with PSoC 6 MCU	Describes PSoC 6 MCU devices and how to build your first ModusToolbox application an PSoC Creator project				
Code Examples					
Visit the Cypress GitHub site for a comprehensive collection of code examples using ModusToolbox IDE					
Device Documentation					
PSoC 6 MCU: PSoC 62 Datasheet	PSoC 6 MCU: PSoC 62 Architecture Technical Reference Manual (TRM)				
PSoC 6 MCU: PSoC 63 with BLE Datasheet	PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual				
Development Kit Documentation					
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit					
CY8CKIT-062-WiFi-BT PSoC 6 WiFi-BT Pioneer Kit					
CY8CPROTO-062-4343W PSoC 6 Wi-Fi BT Prototyping Kit					
Tool Documentation					
ModusToolbox IDE	The Cypress IDE for IoT designers				

Cypress Resources

Cypress provides a wealth of data at www.cypress.com to help you to select the right device, and quickly and effectively integrate the device into your design.

For the PSoC 6 MCU devices, see KBA223067 in the Cypress community for a comprehensive list of PSoC 6 MCU resources.

10



Document History

Document Title: CE227032 - PSoC 6 MCU SMIF On-The-Fly Encryption in MMIO and XIP Modes

Document Number: 002-27032

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	6591895	SNVN	06/10/2019	New code example



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. Cypress does not represent, warrant, or guarantee that cypress products, or systems created using cypress products, will be free from corruption, attack, viruses, interference, hacking, data loss or theft, or other SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.