

Unit - 3

Topics to cover


- *1 Von Neumann Architecture ✓
- *1 Operations and operands ✓
- *1 ISA (Instruction Set Architecture) : Memory location ✓
Address and operation
- *1 Instruction set and Instruction sequencing ✓
- *1 Addressing modes, Encoding of machine instructions ✓
- *1 Assembly language and high level language ✓

Components of Computer System with the Block diagram in detail

Components of Computer System

- 1) Input (Keyboard, mouse that takes info from the user)
- 2) Memory (Stores temporarily or permanently)
- 3) Arithmetic And logic circuit (Performs operations)
- 4) Output (Display)
- 5) Control unit (Heart of all controls the flow)

Block diagram



Input unit : Receives informations from the user, And passes to the devices

Ex: keyboard, mouse

Memory unit : Memory unit is used to store programs as well as data

Ex: SSD, HDD

* Primary storage (Main memory) : It is temporary for executing programs currently, they are temporary storage, they are costly and low capacity but fast

* Secondary memory : It is permanent storage, cost effective more capacity, but slow

* Arithmetic Logic unit is next.


ALU : Arithmetic Logic Unit : It is responsible for processing inputs and perform actions on them and get a final output it performs operations on operands

Output unit :

That displays the final output of the inputs
and also responsible for the print and stuffs

Control unit : It is the heart of all computing devices,
it controls the flow of the program, execution, memory
I/O and speed.

Basic operational Concept



PC → Program Counter

IR → Information Register

MAR → Memory Address Register

MBR → Memory Buffer Registers

I/O AR → Input / Output Address Register

I/O BR → Input / Output Buffer Register

- * 1 PC → program contains the address of instructions that is about to be executed next.
- * 1 IR → it has the instruction that is executed successfully
- * 1 MAR → Memory Address Register contains the address of the word in main memory that is being accessed
- * 1 MDR → Memory Buffer Register (also called as MDR Memory Data Register) It contains the data to be written on memory or receives the data read from memory.

There are 3 phases in process

1) Fetch:

- * The CPU looks at the program counter (PC) to see which memory address holds the next instruction.
- * It retrieves the instruction from memory.
- * While waiting for the memory to respond, the PC increments. This ensures the CPU is ready to grab the next sequential instruction in the following cycle.

2) Decode:


- * The fetched data is stored in the Instruction Register (IR).
- * The IR now holds the binary machine code.
- * The processor interprets (decodes) this binary to figure out exactly what tasks needs to be performed.

3) Execute:

- o The processor carries out the instruction.
- o Complex operations: This often requires further memory access (e.g., fetching two numbers to add them)
- o Role of Registers:
 - o The MAR is used to find the address of the data.
 - o The MBR is used to temporarily holds that data during transfer.

Von Neumann Architecture :

- *1 Von Neumann architecture was first published by John Von Neumann in 1945. His computer Architecture design consists of a control unit, Arithmetic and logic unit (ALU), memory unit, registers and inputs / outputs.
- *2 Von Neumann architecture is based on the stored program counter concept, where instructions data and program data are stored in the same memory. This design is still used in most computers today.



- * Just Explain about input output and CPUs
- * Registers

PC → Program Counter, contains the address of the next instruction to be executed

CIR → Current Instruction Register, contains the current instructions during processing

AC → Accumulator, where intermediate arithmetic and logic results are stored

MAR → Memory address Registers, holds the memory location of data that needs to be accessed

MDR → Memory data Register, holds data that is being transferred to or from Memory

Busses:

Address Bus → Address of the data to carried

Data Bus → Carries Data

Control Bus → Carries control signals

Bottleneck

* only one instruction can be processed at a time

* This is called von neumann bottleneck

Operations and operands

Operations → set of instructions that are performed using MIPS assembly language

Operands → are in which the operations are performed

MIPS Instructions

Arithmetic

1) add → $\text{add } \$\$1, \$\$2 \rightarrow \$\$1 + \$\$2 = \$\3 are there operands

2) Subtract → $\text{sub } \$\$1, \$\$2, \$\$3 \rightarrow \$\$1 = \$\$2 - \$\3

3) Add immediate → $\text{addi } \$\$1, \$\$2, 100 \rightarrow$ used to add constants

Data Transfer :

- o Load word [lw \$s1, 100(\$s2)] $\rightarrow \$s1 = \text{Memory}[\$s2 + 100]$ word from memory to register
- o ~~Subtract~~ Store word [sw \$s1, 100(\$s2)] $\Rightarrow \text{Memory}[\$s2 + 100] = \$s1$
- o Load byte [lb \$s1, 100(\$s2)] $\Rightarrow \$s1 = \text{Memory}[\$s2 + 100]$
- o Store byte [sb \$s1, 100(\$s2)] $\Rightarrow \text{Memory}[\$s2 + 100] = \$s1$
- o Load Upper Immediate [lui \$s1, 100]

Conditional Branch :

- *) branch on equal [bge \$s1, \$s2, \$s3] if ($\$s1 = \$s2$) go to PC+4+100
- *) branch on not equal [bne \$s1, \$s2, \$s3] if ($\$s1 \neq \$s2$) go to PC+4+100
- *) Set on less than [slt \$s1, \$s2, \$s3] if ($\$s2 < \$s3$)
 - $\$s1 = 1$
 - else $\$s1 = 0$
- *) Set less than immediate [slti \$s1, \$s2, 100]

Unconditional Jump :

- *) Jump [j 2800] go to 10000
- *) Jump Register [jr \$ra] go to \$ra
- *) Jump And Link [jal 2800] \$ra = PC+4: go to 10000

Operands : Operands are the data that operations are performed on

Register Operand Memory Operand

Reg: These are fast dedicated storage for elements are stored in main memory

usage: MIPS Arithmetic instruction

100 Arithmetic, thus transfers to Main

Characteristics: These are limited in number


and size

is achieved by address

M	T	W	T	F	S	S
Page No.:						
Date:						YOUVA

Instruction set architecture

- ① Instruction Set Architecture usually defines a family of microprocessors ex: Intel
- ② It is interface between hardware and low-level software
- ③ ISA includes the instruction set itself, rules for using the instructions, addressing modes, and instruction encoding. The MIPS architecture is an example of a RISC (Reduced Instruction Set Computer) ISA.
- ④ To achieve the highest performance and conserve energy an instruction set architecture must have a sufficient number of registers and must use registers efficiently.
- ⑤ MIPS instruction set architecture has a small set of instructions and addressing modes. It is designed for use with high-level programming languages.
- ⑥ It allows parallel execution, provides large set of registers.
- ⑦ It has fixed instruction size (32-bit)
- ⑧ MIPS can be categorized as
 - o) Arithmetic / Logical / Shift / Comparison
 - o) Control Instructions
 - o) Load / Store
 - o) Others
 - o) It has three instruction encoding formats
R-type, I-type, J-type



Memory locations and Addresses

- o Computer stores data in memory, it consists of millions of cells, one cell contains one bit, one bit is a very small amount of information
- o for this reason, the bits are grouped as n bits together to other, these set of bits are word and n is the length of the word, most of today's memories word length is 8-bit or 1 byte
- o Thus to access those words stored in a memory Address is used for locating, thus number of address lines provided decides the capability of addressing
 - o i.e. if processor has 16 lines, it can access upto 2^{16} Memory locations

Memory capacity Address line required

1k	10
2k	11
4k	12
8k	13
16k	14
32k	15
64k	16

Byte Addressability and Alignment

- o The 8-bit length is known as a byte
- o In most architectures, individual bytes are addressable, this is called byte addressability. Each successive byte location is addressed with byte 0, byte 1, byte 2 and so on
- o for a 32-bit word length machine, successive words are located at addresses 0, 4, 8 (since 32-bit word is 4 bytes)

o word alignment: words must start at natural word boundaries
 Addresses that are multiples of the word size in bytes for a
 32-bit (4-byte) system, aligned address one or 4, 8, 12, ...


Endianness:

These are of referential to byte addresses are aligned across the bytes within a word.

o Big Endian: lower byte address are used for more significant bytes (leftmost bytes) of the word

o Little Endian: lower byte addresses are used for the less significant bytes (The rightmost bytes) of the word.

Word Address



Word alignment

- o word alignment is requirement in computer architecture that specifies where data words must begin in memory.
- o Natural word boundaries: words are considered aligned in memory if they begin at addresses corresponding to the natural size of the word. These addresses are called aligned addresses.
- o Alignment Rule: In general, for a word length of N bytes, aligned words must start at addresses that are multiples of N .


Bx:

- 16-bit word length
- 32-bit word length
- 64-bit word length


-) MIPS Requirement: In the MIPS architecture, where the word size is 32-bits (4 bytes), words must start at addresses that are multiples of 4.
-) Unaligned Addresses: If words begin at arbitrary byte addresses that is not a multiple of the word length, the address is called an unaligned address.

Memory operations

* There are two main operations, i) load & getting data from memory to perform operations, ii) store & save or write data in memory



i) Load



Instruction and Instruction Sequencing:

A Computer program is essentially a sequence of instruction designed to perform task. Instructions sequencing is the process of writing these instructions in a proper order to ensure correct execution.

Instruction element and types

Each instruction contains specific information field, called elements of instruction, necessary for the CPU to execute it.

- o) Operation Code (opcode): Specifies the operations to be performed by the binary code.
- o) Source \ destination operand: Directly specifies the data source or the destination for the result.
- o) Source operand Address: Specifies the address of the operand(s) which may be in CPU register or memory.
- o) Destination operand Address: Specifies where the result of the operation is to be stored.
- o) Next Instruction Address: Tells the CPU where to find fetch the next instructions. This is explicitly specified for JUMP and BRANCH instructions, but for others, it's the address immediately following the current instruction.

The instructions are capable of

- o Data transfer
- o AL operations
- o program sequencing and control
- o I/O Control

Instructions are also categorized by the number of memory addresses they require

Three - address

Two - address

one - address

Zero - address

Instruction Sequencing

The processor uses the program counter (PC), which holds the address of the next instruction, to manage the execution sequence.

A) Straight line sequencing

- o Start: The address of the first instruction is placed into the PC
- o Execution: The processor fetches and executes instructions one at a time, in the order of increasing memory addresses
- o PC update: During execution, the PC is incremented by the length of

b) Branching (Program Control)

- * Straight line sequencing cannot handle decision-making or executing block of code repeatedly, repeatedly
- * These transfer program control from one sequence to another
- * Conditional branch: Transfers if specified condition is true
- * Unconditional jump: Transfers without any specified conditions
- * When branch occurs, the target address is loaded in PC and the next instruction is fetched from this new address, breaking the sequential flow
- * Conditional branches are used for looping, forcing a sequence of instructions repeat until a condition is met.

- * Initialize
- * Process
- * Loop control
- * Result

c) Conditional codes

- * Decision Making instruction rely on condition code flags, which are bits stored in a Status Register (or flag register)
- * ALU operations set or reset these flags to record the results. Conditions. The branch instructions then test these flags to make logical decisions
- * Common flags include

- o Carry/Borrow
- o zero
- o negative or sign
- o overflow

Addressing Modes (Chit's notes)

The different ways that a processor can access data are referred as addressing modes.

These are twelve addressing modes:

- 1) Register Addressing Mode
- 2) Direct "
- 3) Indirect "
- 4) Register Indirect Addressing Mode
- 5) Relative addressing mode
- 6) Immediate "
- 7) Displacement "
- 8) Base Register "
- 9) Index "
- 10) Auto Increment "
- 11) Auto Decrement "
- 12) Stack "

① Register addressing mode

* It is fast and efficient addressing mode because the data is accessed directly from the register, without needing to fetch it from memory.

BF: MOV R2R1

This instruction copies the contents of Register R2 to Register R1

② Direct Addressing mode:

It's a scheme in which the address register which memory word or register contains the operands.

Example (Load R1000) \rightarrow R1000, L1000

③ Indirect Addressing mode

In this, the address field in the instruction looks for the memory location or register where the effective address of the operand is present.

Ex: LD R1, R1000

④ Register Indirect Addressing mode

The address of the target memory location will be stored in the registers and the registers will be mentioned in the instruction.

Ex: LOAD R1, (R2)

⑤ Relative Addressing mode:

→ Here the referenced register is program counter and hence this addressing mode is also known as PC relative addressing mode.

Ex: JMP REL 8

Jumps to a memory address that is located at an offset of 8 byte from the current instruction pointer.

④ Immediate Addressing:

It is a type of address field. It has constant field. It does not require any reference. Its example,

Example: ADD R2, R3

⑤ Displacement Addressing mode:

Instruction has two address field value and displacement register. The effective address is computed by adding contents of Displaced Register to Value.

Ex: LDR R0, 8(R1)

⑥ Base Register Addressing mode:

It is used to implement inter segment transfer of control.

Ex: MOV R6, R1, R

⑦ Index Addressing mode:

It is used to access elements in arrays which are stored in memory at consecutive locations.

Ex: MOV R6, 1(R7); R

The contents of the memory address generated by the addition of base memory address and displacement is loaded to register R.

⑩ Auto Increment Addressing mode:

The content present in the registers is initially incremented and then the content that is incremented in the register is used in the form of an effective address.

Ex: MOV R0, (R2)+

⑪ Auto Decrement Addressing mode:

The contents of a register specified in the instruction are decremented and then they are used as an effective address to access a memory location.

Ex: MOV -(R0), R1

⑫ Stack Addressing mode:

Stack pointer always contains the address of (top of stack) where the operand is to be stored, thus, the address of the operand is the contents of stack pointer.

Ex: PUSH R.

Assembly language and high level language

The interaction between assembly and high level

High Level Languages (python, C, C++)

- * These are user friendly
- * one-many, each statement of HLL represents many machine codes
- * HLL programs are faster than Assembly, but execution is slow, since all will be translated to machine codes
- * HLL statements are converted into machine codes in compiler or interpreter.

Assembly Language

- * It's a low-level language
- * Not user friendly and hard to code
- * It is faster in execution, slower in construction
- * Assembly languages are converted into machine codes by an assembler

Compiler:

- * It executes code overall
- * Faster execution speed
- * EX: C, C++

Interpreter

- * executes line by line
- * slower
- * Python