
```
1) 1 bit adder and subtractor
Code:
module oneBit_AddSub(res,cout,sbit,a,b,c);
output reg res,cout;
input sbit,a,b,c;
always@(a,b,c,sbit)begin
case(sbit)
        1'b0:begin
                  res = a^b^c;
                  cout = (a\&b)|(c\&b)|(a\&c);
        end
        1'b1:begin
                  res = a^b^c;
                  cout = ( a \& b) | (b \& c) | ( \& a);
        end
endcase
end
endmodule
Output;
                        cout~2
  С
                                                      cout~3
                        cout~0
  b
                        cout~1
                                                      cout~5
                        cout~4
                                                                                        cout~6
                                                     Decoder0
                                                                                                    cout
                                                 IN[0]
                                                              OUT[1..0]
sbit
                                                                                                       res
Subtraction:
   🗽 /oneBit_AddSub/res
     /oneBit_AddSub/cout
  /oneBit_AddSub/a
                           St1
    /oneBit_AddSub/b
                           St1
     /oneBit_AddSub/c
Addition:
     🚣 /oneBit_AddSub/res
     🚣 /oneBit_AddSub/cout
       /oneBit_AddSub/sbit
                           St0
     /oneBit_AddSub/a
                          St0
        oneBit AddSub/b
                           St1
```


2) 16 bit full adder.

```
module fulladder #(parameter N = 16)(
 input wire [N-1:0] a,
 input wire [N-1:0] b,
 input wire c_in,
 output wire [N-1:0] sum,
 output wire c_out
        wire [N:0]temp;
         wire [N-1:0]c_next;
        assign temp[0] = c_in;
 genvar i;
 generate
  for (i = 0; i < 16; i = i+1) begin: bit_adder
   full_adder fa (
    .a(a[i]),
    .b(b[i]),
    .c_in(temp[i]),
    .sum(sum[i]),
    .c_out(c_next[i])
   assign temp[i+1] = c_next[i];
  end
 endgenerate
 assign c_out = c_next[N-1];
endmodule
module full_adder (
 input wire a,
 input wire b,
 input wire c_in,
 output wire sum,
 output wire c_out
);
 assign sum = a ^ b ^ c_in;
 assign c_out = (a \& b) | (c_in \& (a \land b));
endmodule
```

Output

Simulation Results:






3) 16 bit adder subtractor.

Code:


```
\label{eq:module subAdder #(parameter N = 16)(a,b,c_in,sum,c_out);} \label{eq:input subAdder #(parameter N = 16)(a,b,c_out);} \label{eq:input subAdder #(parameter N = 16)(a,b,c_out);} \label{eq:input subAdder #(parameter N = 16)(a,b,c_out);}
```

endmodule

Simulation:



RTL View:




4) Look ahead carry adder

Code:

```
\label{eq:module_lookAheadCarryAdder} \begin{subarray}{l}{l} module lookAheadCarryAdder \#(parameter N = 16)(input [N-1:0]a,b, input c_in, output [N-1:0] sum, output c_out); \\ \hline wire [N:0]C; wire [N-1:0] G,P,SUM; \\ assign C[0] = c_in; \\ \hline genvar i; generate \\ for (i = 0; i < N; i = i+1)begin:11 \\ adder a1(.a(a[i]),.b(b[i]),.c(C[i]),.sum(SUM[i]),.cout()); \\ end \\ endgenerate \\ genvar j; generate \\ \hline \end{subarray}
```

```
for(j=0;\,j< N;\,j=j+1)begin:12\\ assign G[j]=a[j]\,\&\,b[j];\\ assign P[j]=a[j]\,^b[j];\\ assign C[j+1]=G[j]\,|\,(P[j]\&C[j]);\\ end\\ endgenerate\\ \\ assign sum=SUM;\\ assign c_out=C[N];\\ endmodule\\ \\ \\ module\ adder(input\ a,b,c,\\ output\ reg\ sum,cout);\\ \\ always@(*)begin\\ \{cout,sum\}=a+b+c;\\ end\\ endmodule\\ \\ \\ \end{aligned}
```

RTL View:



Simutlation:

