

COMPUTER ARCHITECTURE

COAS RAM

Write:



Read:



Q4) Write 4x8 RAM using Verilog HDL

Code:

end

else begin


mem[addrLine] <= write;

end

end


Endmodule

RTL:




Simulation:

Write:



Read:




Q5) Write a Verilog code for 4X8 PROM and perform the functional simulation.


Code:

```
module prom4x8(
        input [1:0] addrLine,
        input clk,read,
        output reg [7:0] out
);
reg [7:0] prom [3:0];
initial begin
        prom[0] = 12;
        prom[1] = 13;
        prom[2] = 14;
        prom[3] = 15;
end
always@(posedge clk)begin
        if(read) begin
                        out <= prom[addrLine];
        end
end
endmodule
```

RTL:



Simulation:



Q.6) dual RAM

Code:

```
\label{eq:parameter Add = $clog2(N),} $parameter B = 8)($ input [B-1:0]dataIn,
```

input [Add-1:0] addrLine1,addrLine2, output [B-1:0] dataOut1, dataOut2);


input wr,clk,

module dualPortRam #(parameter N = 32,

reg [B-1:0] mem [N-1:0];

RTL:

endmodule



Simulation:

