

Adder 5

Circuit to be implemented




# Implementation in cadence


## Before sizing



### **Timing diagram**




### **Power**




### **Delay value**


#### Sum



#### Carry




### after sizing



## **Timing diagram**




### **Power**



### **Delay value**

### Sum



### **Carry**

