

Adder 1

Circuit to be implemented



implementation in cadence


Before sizing




[Faculty - Dr Ravi Shankar]

Page 3

Timing diagram




Power wave




Delay values


sum



Carry



Power calculation



After sizing



Timing diagram




Power wave




Delay value

sum



Carry



Power calculation

