

Adder 6

### Circuit to be implemented



## Implementation in cadence

## Before sizing



[Faculty - Dr Ravi Shankar]

#### **Timing diagram**




#### **Power**




### Delay value


#### Sum




### **Carry**




#### **Power calculation**



### after sizing



### **Timing diagram**




#### **Power**




### **Delay value**

#### Sum



#### Carry



#### **Power calculation**

