

Adder 2

Circuit to be implemented



Implementation in cadence


Before sizing



Timing diagram




Power




[Faculty - Dr Ravi Shankar]

Delay value

Sum




Carry




[Faculty - Dr Ravi Shankar]


Power calculation




after sizing



Timing diagram




Power




Delay value

Sum



Carry



Power calculation

