256 FFT core for Image Processing in Verilog

Group: 12

Ashwin Gopinath - 2018102015 Haripraveen S - 2018102031 Shreya Malkurthi - 2019122001

Discrete Time Fourier Transform -DTFT

 Like continuous time signal Fourier transform, discrete time Fourier Transform (DTFT) can be used to represent a discrete sequence into its equivalent frequency domain representation and LTI discrete time system.

$$X(\omega) = \sum_{n = -\infty}^{\infty} x(n)e^{-j\omega n}.$$

 Sample the spectrum X(ω) in frequency obtain DFT

$$X(k) = X(k\Delta\omega), \quad \Delta\omega = \frac{2\pi}{N}$$

$$X(k) = \sum_{n=0}^{N-1} x(n)e^{-j2\pi \frac{kn}{N}}$$

Fast Fourier Transform - FFT

- FFT is a numerically efficient way of performing DFT and thus requires lesser computations
- So much of the modern technology that we have today like Wireless Communication, GPS and anything related to the vast field of Signal Processing rely on the insights of FFT.
- FFTs were initially developed by Cooley and Tukey though the initial contributions were made by Gauss as early as 1805.
- The Cooley-Tukey algorithm is the most commonly used algorithm to find FFT.
 - A good example of Divide and Conquer
- A discrete Fourier transform can be computed using an FFT if the number of points is a power of two.
 - For example N = 8,32,128,256 etc

Fast Fourier Transform - FFT

 The FFT reduces the number of computations needed for a problem of size N from O(N²) to O(Nlog₂N).

N	1000	10^{6}	10 ⁹		
N^2	10^{6}	10^{12}	10^{18}		
$Nlog_2N$	10^{4}	$20 x 10^6$	$30 x 10^9$		

- It does so by exploiting the symmetries of twiddle factors, W_N terms. It is based on the principle of decomposing the computation of sequence of length N into successively smaller DFT.
 - Complex conjugate symmetry

$$W_N^{k(N-n)} = W_N^{-kn} = (W_N^{-kn})^*$$

Periodicity in n,k

$$W_N^{kn} = W_N^{k(N+n)} = W_N^{(k+N)n}$$

Fast Fourier Transform - FFT

- FFT algorithm greatly increases the speed of computation of DFT.
- Computational Complexity
 - The number of multiplications required to compute N-point DFT using radix-2 FFT are $Nlog_2N$ as compared to N^2 in normal DFT.
- Consider N = 64
 - Number of complex multiplications required using normal computation are $N^2 = (64)^2 = 4096$ whereas those required if FFT is used are 192 only!
 - Speed improvement factor = 4096/192 = 21.33

FFT Algorithms:

- There are basically two types of FFT algorithms:
 - Decimation in time
 - Decimation in frequency
- In our implementation, we used
 Decimation in frequency

Decimation in Frequency

- This is obtained by using divide and conquer approach.
- In this the output sequence X(k) is divided into smaller and smaller subsequences, thus the name decimation in frequency.
- Initially the input sequence is divided into two sequences $x_1(n)$ and $x_2(n)$ containing first N/2 samples and last N/2 samples respectively.
 - o Former N/2 x(n) where 0 ≤ $n \le N/2$
 - Latter N/2 x(n + N/2) where where $0 \le n \le N/2$


$$\begin{split} X(k) &= \sum_{n=0}^{(N/2)-1} x(n) W_N^{kn} + \sum_{n=N/2}^{N-1} x(n) W_N^{kn} \\ &= \sum_{n=0}^{(N/2)-1} x(n) W_N^{kn} + W_N^{Nk/2} \sum_{n=0}^{(N/2)-1} x\left(n + \frac{N}{2}\right) W_N^{kn} \end{split}$$


Decimation in Frequency

Separating even and odd samples:


$$\begin{split} X\left(2r\right) &= \sum_{n=0}^{N-1} x\left(n\right) W_{N}^{2rn} \\ &= \sum_{n=0}^{\frac{N}{2}-1} x\left(n\right) W_{N}^{2rn} + \sum_{n=0}^{\frac{N}{2}-1} x\left(n + \frac{N}{2}\right) W_{N}^{2r\left(n + \frac{N}{2}\right)} \\ &= \sum_{n=0}^{\frac{N}{2}-1} x\left(n\right) W_{N}^{2rn} + \sum_{n=0}^{\frac{N}{2}-1} x\left(n + \frac{N}{2}\right) W_{N}^{2rn} \mathbf{1} \\ &= \sum_{n=0}^{\frac{N}{2}-1} \left(x\left(n\right) + x\left(n + \frac{N}{2}\right)\right) W_{\frac{N}{2}}^{rn} \\ &= \mathrm{DFT}_{\frac{N}{2}} \left[x\left(n\right) + x\left(n + \frac{N}{2}\right)\right] \\ X\left(2r+1\right) &= \sum_{n=0}^{N-1} x\left(n\right) W_{N}^{(2r+1)n} \\ &= \sum_{n=0}^{\frac{N}{2}-1} \left(x\left(n\right) + W_{N}^{\frac{N}{2}} x\left(n + \frac{N}{2}\right)\right) W_{N}^{(2r+1)n} \\ &= \sum_{n=0}^{\frac{N}{2}-1} \left(\left(x\left(n\right) - x\left(n + \frac{N}{2}\right)\right) W_{N}^{n}\right) W_{\frac{N}{2}}^{rn} \\ &= \mathrm{DFT}_{\frac{N}{2}} \left[\left(x\left(n\right) - x\left(n + \frac{N}{2}\right)\right) W_{N}^{n}\right] \end{split}$$

First stage of decimation in frequency N = 8 point FFT algorithm





Basic butterfly computation in decimation in frequency FFT algorithm.



N = 8 point decimation in frequency FFT algorithm

Implementing FFT in verilog

Research paper

We have based this implementation on the following paper on single-path delay feedback pipelined FFT.

"Analysis and implementation of SDF Radix-2 FFT processor using VERILOG Hardware Description Language"


Phuong H. Lai₁, Manh Hoang₂, Viet Q. Tran₂, Tung V. Nguyen₂, Thien V. Truong₂, and Phong H. Nguyen

- Features:
 - \circ FFT length = 32 and 256
 - FFT algorithm used: Decimation in Frequency
 - Processor Architecture: Single-path delay-feedback
 (SDF) pipeline processor architechture


How our Algorithm works?

- We have used single-path delay feedback pipeline FFT processor.
- We have 4 blocks namely radix-2 block, delay block, ROM block, sort module.
- The radix, delay and ROMare repeated logN times and are used to calculate different lengths.
- The sorting block finally rearranges all the outputs.
 Since this is decimation in frequency, the bit-reversal permutation is required at output of FFT module.

Delay module



- The delay module is simply a FIFO shift register. It will shift 24 bits every cycle.
- The delay module has 2 functions. First is to load the input while we
 are in waiting state and the other is to multiply the twiddle factors
 stored in ROM with the subtracted input.
- First function: In waiting state, we cannot do any calculation.
- Second function: Here we multiply the delay signal, which is the signal we output to the delay module in the first half state, with our twiddle factor.



Radix-2 butterfly module

While entering the first radix-2 butterfly, din is extended to 24bits to match the twiddle factor. The radix-2 butterfly is the core processor of this circuit. It contains three states:


- Waiting: In waiting state, we cannot do any calculation. For instance, we have to wait for x[16] in the first state to do x[0]+x[16], so x[0]~x[15] will be in waiting state.
- First Half: In the first half, the output will be the summation of two index, e.g. x[0]+x[16]. We will output x[0]-x[16] to delay module simultaneously.
- Second Half: In the last state, we multiply the delay signal, which is the signal we output to the delay module in the first half state, with our twiddle factor. Same as above, the input (din_a_r and din_b_r) will be output to the delay module.

ROM and state control Module

- The ROM is where the twiddle factors are stored. When it receives the valid signal from the front stage, it sets a counter.
- Based on the counter, it will output a state control output signal to the radix2 butterfly module.
- For the second half state where multiplication takes place, it will provide the needed twiddle factor.

Sort module

- Since this is decimation by frequency the output will come in scrambled order we have to correct it.
- Since we know the output signal order, we can simply control the order by directing the signal to a 2D array and place the value in the right place.
- For instance, the 2nd output is X[15], we can store it into result[15].
- It will take 32 cycles to sort. To add on, the input of sort module is the most significant 16 bits of the output of the last radix-2 butterfly.



Based on DIF radix-2 butterfly FFT algorithm, the suitable






Figure 6: System model for simple 8-points FFT processor.






We give the input serially at negative clock edges. The delay block now loads all the 128 inputs. Then it changes state and calculates sum and difference of the in[128],in[129]... and in[0],in[1]...

It sets the input as valid for the next block and sends the sum and sends the difference to the delay to be multiplied with the twiddle factors.

This delayed difference comes after 128 clock cycles and then is multiplied with the twiddle factor that is stored in the ROM.

This process is carried out by each step of the algorithm where each step calculated the corresponding factor of 2




The first Radix-2 module runs only once as in[0] is added and subtracted with in[129], in[1] with in[130].. and so forth.

But the next Radix-2 module runs twice (And 2X as we go further every stage) as we need to compute FFT of two sets of 128 inputs from the previous Radix module and we again send forth the sums and differences computed in the current Radix module.


Note that computations in this module starts only in the 128 + 65 = 193rd cycle, as the delay block of the second radix module waits to receive 64 inputs, and starts computing addition and subtractions only once the 65th input is received.


Similar to the previous block, here too we send the sum; and the difference to be multiplied by appropriate twiddle factors to the delay of the next block.



For 32 point FFT, we need five stages and for 256 point FFT we need 8 stages. Each stage consists of a Radix-2 module. Only difference comes in the delay and ram blocks in each stage. For a **simple pipeline FFT processor**, in each stage there are two delay modules and one multiplication with twiddle value.

Taking example of the 32 point FFT, a delay-16 module is used to set 16 signal go to the upper input of Radix-2 module and remaining 16 inputs in lower input of Radix-2. The upper output of Radix-2 will directly go to next stage, in contrast the lower outputs will come to another delay-4 module and take the multiplication with corresponding twiddle values which was stored in ROM.






The further stages of FFT work similarly, except for the fact that we use smaller delays like delay-8, delay-4 and so on. Finally we obtain the output values in frequency domain, but in permutation order (Because we used DIF). We use a sort module to correct the order.


In order to save resources, instead of the two delay system for each stage, we use a one delay module with the help of delay feedback. This is called the single-path delay feedback pipeline FFT processor.

Results and Analysis


Output of the complete simulation for 32 FFT




Loading Phase for 32 FFT



Output Phase for 32 FFT




Comparing results from our code with online tool



-2544.000000,-5353.000000 -5910.183418,-516.529404 5614.581902,7755.270135 3413.802375,-1661.005573 -7227.376767,2109.790981 -2932.550750,2218.902292 -6550.902187,-150.209627 2767.691386,948.416873 14084.000000,-1875.000000 3301.062390,-6524.053992 11075.139564,-1068.576929 -4548.429407,2729.322718
3668.096829,6700.639313
43.715827,-8872.559691
-706.020618,-1622.089366
596.212179,-13330.544300
6808.000000,-7777.000000
-590.529453,2489.560824
1785.171781,-9469.321359
-5504.882075,2161.927227
-6316.623233,1196.209019
775.997601,3308.722230
1102.813008,-18956.820949

Link to the online fft calculator


RTL Schematic of 32 FFT




Complete RTL Schematic of 32 FFT



Schematic of the Radix-2 butterfly module in FFT



Schematic of ROM-16 module used in 32 FFT



Timing Details of 32 FFT

```
Fiming constraint: Default period analysis for Clock 'clk'
Clock period: 41.856ns (frequency: 23.891MHz)
Total number of paths / destination ports: 25077439511543 / 3676

Delay: 41.856ns (Levels of Logic = 48)
Source: rom16/count_0 (FF)
Destination: result_r_31_15 (FF)
Source Clock: clk rising
Destination Clock: clk rising
```

Device utilization Summary of 32 FFT

[-]

Device Utilization Summary

Number of DSP48As

Average Fanout of Non-Clock Nets

Logic Utilization	Used	Available	Utilization	Note(s)		
Total Number Slice Registers	1,727	33,280	5%			
Number used as Flip Flops	1,723					
Number used as Latches	4					
Number of 4 input LUTs	2,384	33,280	7%			
Number of occupied Slices	1,864	16,640	11%			
Number of Slices containing only related logic	1,864	1,864	100%			
Number of Slices containing unrelated logic	0	1,864	0%			
Total Number of 4 input LUTs	2,384	33,280	7%			
Number used as logic	2,288					
Number used as Shift registers	96					
Number of bonded <u>IOBs</u>	60	519	11%			
IOB Flip Flops	58					
Number of BUFGMUXs	1	24	4%			

41

2.65

84

48%


Analysis of power distribution from XPower Analyser

A	В	С	D	Е	F	G	Н	1	J	K	L	M	N	
Device			On-Chip	Power (W)	Used	Available	Utilization (%)		Supply	Summary	Total	Dynamic	Quiescent	
Family	Spartan3adsp		Clocks	0.001	1				Source	Voltage	Current (A)	Current (A)	Current (A)	
Part	xc3sd1800a		Logic	0.000	2382		7		Vccint	1.200				
Package	fg676	ļ	Signals	0.000	5785				Vccaux	2.500				
Temp Grade	Commercial 🔽		DSPs	0.000	41			_	Vcco25	2.500	0.000	0.000	0.000	
Process	Typical <u></u>		IOs	0.000	60	519	12				-	100	-	
Speed Grade	-4		Leakage	0.114							Total		Quiescent	
			Total	0.115					Supply	Power (W)	0.115	0.001	0.114	
Environment	05.0				F" ' F14	N. A. I.		ı						
Ambient Temp (C)		1	T	400		2.5	Junction Temp							
	No <u>▼</u>	1	Thermal	Properties	(C/W)	(C)	(C)							
Custom TJA (C/W)		l			15.9	83.2	26.8							
Airflow (LFM)	0 _	J												
Characterization														
	v1.1,06-26-09													
RODUCTION	V1.1,00 20 03	J												


Power Summary from the Synthesis Report

2.	1. On-Chip Power Su	nmar	У								_
l			On-C	hip I	POW	er Summ	na	ry			
l	On-Chip	ı	Power	(mW)	I	Used	I	Available	Utilization	(%)	-
ı -	Clocks	ı		0.88	Ī	1	1		 		_
	Logic	1		0.00	1	2382	1	33280	I	7	
	Signals	1		0.00	1	5785	1				
	IOS	1		0.00	1	60	1	519	I	12	
	DSPs	1		0.00	1	41	1	84	I	49	
	Quiescent	1	11	4.09	1		1		1		
	Total	1	11	4.97			1				
	Total 2. Thermal Summary					wer Supp	ly	Summary	l 		
l	Thermal Summary		Power Supply Summary								
1	Effective TJA (C/W)	15	5.9	1				Total	Dynamic Quie	scent	
7	Max Ambient (C) Junction Temp (C)	Ter - 115	50000	Sup	ply	Power (mW) 114.97	0.88 114.	09	


256 FFT RTL schematic




Output of the complete simulation for 256 FFT




Loading Phase for 256 FFT



Output Phase for 256 FFT



Comparing results from our code with online tool



3169.000000,0.000000 3325.260415,160.079226 3410.162279,333.460743 3556.147457,526.251365 3782.969592,751.208822 4130.316782,1027.677615 4660.332352,1406.969313 5525.740736,1969.674471

7075.974434,2921.279827 10557.371795,4983.544600 24601.874342,13135.813791 -45858.491164,-27493.551722

<u>Link to the online fft calculator</u>

2D FFT using our Verilog module for Image Processing


Since images are 2d type objects and here we are calculating only 1d-fft we need a way to use 1d-fft to perform 2d fft. The algorithm is:

- do 1D FFT on each row and store the output. (real to complex)
- 2. do 1D FFT on each column resulting from (1) (complex to complex)

This is not directly applicable because verilog cannot load images. So we use python and cv2 to generate a random image save it in .bmp format. Then use a matlab script to convert it to .hex format. Then we read image (32x32) as a flattened array (1x1024) in verilog. And perform the above algorithm in that.

Output of 2D FFT using a sample image as input in the testbench


ISim> # run 100.00us -4024 0 -1235 -71 698 -1286 3868 171 1231 -1283 1242 - 1150 -2171 2020 1317 1529 -1737 -3375 -133 1214 2858 -957 -1426 -1018 -1690 1261 -2964 -939 534 -430 -1965 -214 4886 0 -1965 211 537 430 -2970 940 -1690 -1262 -1423 1016 2857 955 -136 -1218 -1737 3375 1314 - 1527 -2171 -2020



This shows the FFT output for the same image computed using python.

```
from numpy.fft import fft2, ifft2,fft
 2 # fft(tem[0,:])
 3 fft2(tem)[:,0]
array([127048.
                         +0.j
                                     , -1231.88531888 -72.04908869j,
         699.85139534-1283.628769951.
                                         3863.07771124 +172.53904917j,
        1231.17550315-1282.60660172j,
                                         1246.10762721-1149.40460618j,
        -2165.97045459+2019.30978146j,
                                         1313.67256913+1526.70728926j,
        -1737.
                      -3375.j
                                         -135.73476256+1215.19882978j,
        2853.61302349 -957.35039032i.
                                        -1423.89581308-1015.33218231j,
        -1689.17550315+1261.39339828j,
                                        -2964.33079699 -938.78968066j,
          536.50603576 -428.288941731,
                                        -1963.01121606 -212.95870187j,
                                     , -1963.01121606 +212.95870187j,
        4886.
                         +0.j
          536.50603576 +428.288941731,
                                        -2964.33079699 +938.78968066j,
        -1689.17550315-1261.39339828j,
                                        -1423.89581308+1015.33218231j,
        2853.61302349 +957.35039032i,
                                         -135.73476256-1215.19882978i,
        -1737.
                      +3375.i
                                         1313.67256913-1526.707289261,
        -2165.97045459-2019.30978146j,
                                         1246.10762721+1149.40460618j,
        1231.17550315+1282.606601721.
                                         3863.07771124 -172.53904917j,
          699.85139534+1283.628769951,
                                        -1231.88531888 +72.04908869jl)
```

Here, we observe that the output values are similar to the expected values when computed in python.



In the output shown in previous slide, all the elements are same except the first element. It is different because 127048 is a 17 bit number and there was an overflow of bits which caused the output to go to -4024.

The following is the output for an image with smaller pixel range given as input from the testbench (performing 2D FFT)

343 57 292 179

Finished circuit initialization process. ISim> # run 100.00us 25232 0 342 - 57 -80 -260 -89 -9 274 78 -18 92 171 138 516 -177 312 56 63 196 383 -80 -208 -728 243 312 361 - 285 -155 62 -339 -686 -636 0 -338 684 -155 -63 361 285 243 - 313 -209 727 383 78 63 - 197 312 - 56 516 176 171 -139 -18 -92 274 - 79 -888 -80 259

This is the output of FFT computed using python for the same image. The values are similar.

```
[25232]
                 +0. j
                                342.94216322 -56.96727809i
   -79.96552472-259.22549754j
                                -88.15485208 -8.84980339i
   274.55634919 +78.16147161j
                                 -17.84631983 +91.79175446i
                                516.11510854-176.82911033j
   171.51218372+138.63196387j
                +56. j
                                 63.40706742+196.71248368i
   312.
   383.05340019 -79.04213432j
                               -207.56682615-726.69308378j
   243.44365081+312.16147161i
                                360.86742121-284.43723873i
  -154.60005918 +63.10040426i
                                -337.76376232-684.52828118i
                 +0.j
  -636.
                                -337.76376232+684.52828118j
  -154.60005918 -63.10040426j
                                360.86742121+284.437238731
   243.44365081-312.16147161j
                                -207.56682615+726.69308378j
   383.05340019 +79.042134321
                                 63.40706742-196.71248368j
   312.
                -56. j
                                516.11510854+176.82911033j
   171.51218372-138.63196387j
                                 -17.84631983 -91.79175446i
   274.55634919 -78.16147161j
                                 -88.15485208 +8.84980339j
   -79.96552472+259.22549754j
                                342.94216322 +56.96727809j]
```

Thankyou!