



Department of Electrical and Electronics Engineering

Academic Year 2021 – 2022 (Odd Semester)

Degree, Semester & Branch: III Semester B.E. EEE – B Section

Course Code & Title: EE8351 Digital Logic Circuits

Name of the Faculty member: Mr. A. Guna

Innovative Practice Description

- **Unit / Topic:** Unit I / Digital logic family
- **Course Outcome:** CO 1
- **Topic Learning Outcome:** TLO4
- **Activity Chosen:** One minute paper
- **Justification:**
 - The characteristic features of the five Digital Logic Family - RTL, DTL, TTL, ECL and MOS families was explained to the students. Each Digital logic families have its own advantages and disadvantages. Through this One minute paper activity students able to recollect and write the important features of various digital logic families.

Time Allotted for the Activity: 5 Minutes

- **Details of the Implementation:**

Total Strength is 30

Reporter: Myself

- ✓ After Explaining the concept, students were given 3 minutes to think and prepare.
- ✓ One minute was given to the student to represent their points in the paper
- ✓ Students paper were collected



- **CO – PO / PSO mapping:**

CO	PO1	PO2	PO3	PO10	PO12	PSO2	PSO3
C202.1	3	2	1	1	1	1	1

- **PO / PSO mapped:**

Innovative practice	PO1
	1
Justification for correlation	Students analyses the characteristics of various digital logic family circuits and able to select a particular logic for an appropriate application.

- Images / Screenshot of the practice:



❖ **Reflective Critique:**

❖ **Feedback of practice from students and other stakeholders:**

Students felt that they could easily reproduce the concept.

❖ **Benefit of the practice:**

- Many students have answered the question asked Internal Assessment Test – I
- Students were able to reproduce advantages and disadvantages of various digital logic families without any mistake and clearly understood where to apply a particular Digital Logic family circuit

❖ **Challenges faced in implementation:**

The student felt that the time was not adequate

References:

- ❖ <https://omerad.msu.edu/teaching/teaching-strategies/active-learning-strategies/27-teaching/184-visual-modeling-one-minute-paper>

Signature of Faculty Member

HOD



Department of Electrical and Electronics Engineering

Academic Year 2021 – 2022 (Odd Semester)

Degree, Semester & Branch: III Semester B.E. EEE – B Section

Course Code & Title: EE8351 Digital Logic Circuits

Name of the Faculty member: Mr. A. Guna

Innovative Practice Description

- **Unit / Topic:** Unit IV / PROM, PLA and PAL
- **Course Outcome:** CO 4
- **Topic Learning Outcome:** TLO - 10
- **Activity Chosen:** Flipped Classroom
- **Justification:**

Flipped classroom is a “pedagogical approach in which direct instruction moves from the group learning space to the individual learning space, and the resulting group space is transformed into a dynamic, interactive learning environment where the educator guides students as they apply concepts and engage creatively in the subject matter”

Time Allotted for the Activity: 30 Minutes

- **Details of the Implementation**

- ✓ Two students volunteer themselves for this activity
- ✓ Student Photographer: Mr. T. Surya Kumar (interested in photography)
- ✓ Report Preparation: Myself

At the Class (30 minutes)

- ✓ Unit IV Materials were already shared with the students.
- ✓ Two Students were asked to prepare the given topic and present in the classroom.
- ✓ Each Student taken 15 minutes to present their topic

- **CO – PO / PSO mapping:**

CO	PO1	PO2	PO3	PO4	PO9	PO10	PO12	PSO2	PSO3
C202.4	3	2	2	3	1	1	1	1	2

- PO / PSO mapped:

Innovative practice	PO3
	2
Justification for correlation	Students will determine the design objectives and functional requirements of the Asynchronous sequential circuits and Programmable Logic Devices.

- Images / Screenshot of the practice:



Reflective Critique:

❖ *Feedback of practice from students and other stakeholders:*

Students enjoyed the concept of peer-coaching which motivated them to work as a team.

❖ *Benefit of the practice:*

1. Many students have answered the question asked Internal Assessment Test – III
2. Students were able to reproduce the structure of PLA, PAL and PROM without any mistake

❖ *Challenges faced in implementation:*

Students felt time was not adequate.

References:

1. <https://www.panopto.com/blog/7-unique-flipped-classroom-models-right/>

Signature of Faculty Member

HOD