




RAMCO INSTITUTE OF TECHNOLOGY

Approved by AICTE, New Delhi & Affiliated to Anna University
Accredited by NAAC & An ISO 9001:2015 Certified Institution
NBA Accredited UG Programs: CSE, EEE, ECE and MECH

Department of Electronics and Communication Engineering
Academic Year: 2023 - 2024 (Odd Semester)

INNOVATIVE TEACHING METHODS

Degree, Semester & Branch : V Semester B.E. ECE A
Course Code & Title : EC3552 VLSI and Chip Design
Name of the Faculty member : Dr.A.Azhagu Jaisudhan Pazhani

Sl. No.	Date	Topic(s)	Activity*	Reference
UNIT I - MOS Transistor Principles				
1.	01.08.23	CMOS devices	One Minute paper	https://oncourseworkshop.com/self-awareness/one-minute-paper/
				

Signature of the Faculty Member

HOD



RAMCO INSTITUTE OF TECHNOLOGY

Approved by AICTE, New Delhi & Affiliated to Anna University
Accredited by NAAC & An ISO 9001:2015 Certified Institution
NBA Accredited UG Programs: CSE, EEE, ECE and MECH

Department of Electronics and Communication Engineering
Academic Year: 2023 - 2024 (Odd Semester)

INNOVATIVE TEACHING METHODS

Degree, Semester & Branch : V Semester B.E. ECE A
Course Code & Title : EC3552 VLSI and Chip Design
Name of the Faculty member : Dr.A.Azhagu Jaisudhan Pazhani

Sl. No.	Date	Topic(s)	Activity*	Reference
UNIT II - Combinational Logic Circuits				
1.	21.08.23	Pass Transistor Logic	Mind Map	https://www.teachingexpertise.com/classroom-ideas/brain-map-activity/


Signature of the Faculty Member


HOD




RAMCO INSTITUTE OF TECHNOLOGY

Approved by AICTE, New Delhi & Affiliated to Anna University
Accredited by NAAC & An ISO 9001:2015 Certified Institution
NBA Accredited UG Programs: CSE, EEE, ECE and MECH

Department of Electronics and Communication Engineering
Academic Year: 2023 - 2024 (Odd Semester)

INNOVATIVE TEACHING METHODS

Degree, Semester & Branch : V Semester B.E. ECE A
Course Code & Title : EC3552 VLSI and Chip Design
Name of the Faculty member : Dr.A.Azhagu Jaisudhan Pazhani

Sl. No.	Date	Topic(s)	Activity*	Reference
UNIT III - Sequential Logic Circuits and Clocking Strategies				
1.	03.10.23	Timing Classification of Digital System	Head and Talk	https://gdhr.wa.gov.au/learning/teaching-strategies/finding-out/head-talk
				

Signature of the Faculty Member

HOD



Department of Electronics and Communication Engineering
Academic Year 2023 – 2024 (Odd Semester)

Degree, Semester & Branch : V Semester B.E. ECE A
Course Code & Title : EC3552 VLSI and Chip Design
Name of the Faculty member : Dr.A.Azhagu Jaisudhan Pazhani

Innovative Practice Description

- **Unit / Topic:** Unit V / ASIC Design Flow, Introduction to ASIC's
- **Course Outcome:** CO 5
- **Topic Learning Outcome:** TLO 16
- **Activity Chosen:** Flipped Classroom
- **Justification:**
 - A flipped classroom is a type of blended learning where students are introduced to content at home and practice working through it at College.
- **Time Allotted for the Activity:** 50 Minutes
- **Details of the Implementation:**
 - This is the reverse of the more common practice of introducing new content at college, then assigning homework and projects to complete by the students independently at home.
 - In this blended learning approach, face-to-face interaction is mixed with independent study—usually via technology. In a common Flipped Classroom scenario, students might watch pre-recorded videos at home, then come to school to do the homework armed with questions and at least some background knowledge.
 - The concept behind the flipped classroom is to rethink when students have access to the resources they need most. If the problem is that students need help doing the work rather than being introduced to the new thinking behind the work, then the solution the flipped classroom takes is to reverse that pattern.

• **CO – PO / PSO mapping:**

CO	PO 1	PO 2	PO 4	PO 9	PO 10	PO 12	PSO 3
CO3	3	3	2	1	1	1	3

(1 – Low


2 – Moderate

3 – High)

• PO / PSO mapped:

Innovative practice	PO 9	PO 10	PSO 3
Justification for correlation	Students will function effectively as an individual, and as a member or leader in Flipped Classroom activity to discuss about FPGA Building Block Architectures, So Course outcome is mapped at level 1	In Flipped Classroom activity students will make effective presentations on ASIC Design Flow, hence Course outcome is mapped at level 1	Knowledge of different ASIC Building Block Architectures is used to Design, analyze and develop electronic products in the area of VLSI Design, So Course outcome is mapped at level 3

• Images / Screenshot of the practice:



• Reflective Critique:

❖ *Feedback of practice from students and other stakeholders:*

- Students eagerly participated and enjoyed this activity.

❖ *Benefit of the practice:*

- Outcome attainment would have increased due to innovative practice over conventional practice.
- Students easily understand the concepts of ASIC Design Flow.
- Students can answer easily about different types of FPGA Building Block Architectures.

❖ *Challenges faced in implementation:*

- Faced issues while make the students to understand about Flipped Class room Activity rules.

References:

- ❖ <https://www.einfochips.com/blog/asic-design-flow-in-vlsi-engineering-services-a-quick-guide/>
- ❖ <https://www.youtube.com/watch?v=pcMi89GscwM>
- ❖ <https://towardsdatascience.com/introduction-to-fpga-and-its-architecture-20a62c14421c>
- ❖ <https://www.watelectronics.com/fpga-architecture-applications/>



Signature of Faculty Member



HOD



Department of Electronics and Communication Engineering
Academic Year 2023 – 2024 (Odd Semester)

Degree, Semester & Branch : V Semester B.E. ECE A
Course Code & Title : EC3552 VLSI and Chip Design
Name of the Faculty member : Dr.A.Azhagu Jaisudhan Pazhani

Innovative Practice Description

- **Unit / Topic:** Unit IV / Logic Implementation using Programmable Devices (ROM, PLA, FPGA)
- **Course Outcome:** CO 4
- **Topic Learning Outcome:** TLO 13
- **Activity Chosen:** JIGSAW
- **Justification:**
 - The basic concept of Programmable Logic Devices can be explained with Jigsaw method. The Jigsaw Strategy is an efficient way to learn the course material in a cooperative learning style. The jigsaw process encourages listening, engagement, and empathy by giving each member of the group an essential part to play in the academic activity.
 - The activity 'JIGSAW' is used to recall the concepts learnt and enhances the learning through this collaboration.
- **Time Allotted for the Activity:** 50 Minutes
- **Details of the Implementation:**
 - **Materials for the Activity:**

The materials for the preparation of the students will be shared one week before through LMS Canvas. Including the material, students were asked to refer to the web content also.
 - **Plan for Implementing this Activity:**
 - 5 groups are formed with 5 members
 - Each group is allotted with a name and it's known as Home group.
 - Each expert group is allotted with one problem.
 - The expert group members discuss the topic in detail for 20 minutes with the learning materials already posted in the course website – canvas.
 - The Expert group members should go to their original shape group and discuss the points (30 Minutes) to the other members.

- All the members in home group learnt about all the topics through expert group members.
- Finally, one from each group should summarize the points of the topic Design as a tradeoff to the class (20 Minutes).
- Review of points and conclusion of the activity (5 minutes)

• **CO – PO / PSO mapping:**


CO	PO 1	PO 2	PO 3	PO 9	PO 10	PO 12	PSO 3
CO3	3	3	3	1	1	1	3

(1 – Low 2 – Moderate 3 – High)

• **PO / PSO mapped:**

Innovative practice	PO 9	PO 10	PSO 3
Justification for correlation	Students will function effectively as an individual, and as a member or leader in Jigsaw activity to discuss about ROM, PLA and FPGA, So Course outcome is mapped at level 1	In Jigsaw activity students will make effective presentations on the design of Programmable Logic Devices, hence Course outcome is mapped at level 1	Design of different Programmable Logic Devices, topic used to Design, analyze and develop electronic products in the area of VLSI Design, So Course outcome is mapped at level 3

• **Images / Screenshot of the practice:**



- **Reflective Critique:**

- ❖ *Feedback of practice from students and other stakeholders:*

- Students eagerly participated and enjoyed this activity.

- ❖ *Benefit of the practice:*


- Students easily understand the concepts Design of different Programmable Logic Devices.
- Students can answer easily about Design procedures and tradeoffs.

- ❖ *Challenges faced in implementation:*

- Lack of preparation: Making the students to learn the materials is the challenging task.
- Each student has to read the material posted in the course website.
- Non participation in the activity: All the students should be made involve in the activity
- Time management: The Jigsaw activity should be able to complete in the planned duration.

References:

- ❖ https://www.tutorialspoint.com/digital_circuits/digital_circuits_programmable_logic_devices.htm.
- ❖ <https://www.electrical4u.com/programmable-logic-devices/>
- ❖ https://www.youtube.com/watch?v=_5aRmQ1HrKQ



Signature of Faculty Member



HOD