



Team 5

## Task\_1: AND gate using CMOS circuit



Layout design