
SOC and SOH estimation in BMS based on Wireless Communication Network





Department of Electrical, Computer and Biomedical Engineering University of Pavia

SOC and SOH estimation in BMS based on Wireless Communication Network

Dissertation submitted in partial fulfillment

of the requirements for the degree of

Master of Science

in

Microelectronics

by

Harish Kumar Shivaramappa

based on research carried out

under the supervision of

Prof. Piero Malcovati

and

Prof. Domenico Granozio



December, 2022

Department of Electrical, Computer and Biomedical Engineering
University of Pavia



My Beloved Mother Miss.Kalavathi Shivaramappa ...



Acknowledgment

First and foremost, I express my deep appreciation and gratitude to my advisor, *Prof. Piero Malcovati* for his active support and crucial guidance throughout my master's Thesis program. It's his guidance that provided me with perspective and intuitive skills along with analytical capabilities that helped me to improve my technical understanding. His constructive approach and passion for his job are very inspirational to me. His positive words and encouragement always cheered me up, to gain productivity and proactiveness.

I also like to extend my gratitude to acknowledge my co-advisor and Manager of the Application Team in *Inventvm*, *Eng. Domenico Granozio* for his association and active collaboration from Inventvm. The challenging tasks assigned to me enhance and outreach my potential. His supervision and suggestions always helped me to set and organize the agenda, follow it systematically, and accomplish the tasks within the specified time.

Further, I would like to thank *INVENTVM*, Pavia, for providing me with the resources and the opportunity to execute my Thesis idea. During the Master Thesis, while I spent 11 months in the Inventvm, *Luigi Pinna* was always there to help me out, in terms of instrument setup and lab activity challenges, so I also thank him for his great contribution to the project.

A Significant contribution from my colleagues in the Inventvm application team must be acknowledged at this moment, and everyone has been part of my one-year thesis programmable, and they made me the happiest person in the work environment. Every colleague in the inventvm application team made my work more productive with healthy discussions and performances. *Riccardo, Flavio*, and *Antonino* were there to have a conversation full of amusement. So on and so forth I have thanked every colleague who is directly related to my thesis program, but there is one specific person that I must thank, though he is not directly part of the project. *Musico' Marco*, IT support and coordinator deserves my most friendly appreciation and thanks, because of his social interaction and humble nature of explaining nativity of things made me very much comfortable over my journey...so thank you *Marco* you deserve it!.

Last but not least, I would like to thank my beloved parents, who fostered me by teaching me the value of education, for their unconditional love and support towards me, for encouraging me in every crucial step of my life and for believing in me. Thanks to my gorgeous sister *Ashwini* who gives me a feeling of myself being her pride, for her immense support.

Harish Kumar Shivaramappa *University of Pavia*December 2022

Abstract

Determining the SOC ad SOH of the Li-Ion batteries by employing the Conventional Coloumb count method and sophisticated Kalman filter algorithms in a wireless communication network(BLE). The proposed Architecture measures synchronized current and voltage for SOC and SOH calculation by ensuring safety and adaptivity. By employing the Most Robust and Elegant Wireless Communication Network(BLE) in BMS, the architecture mitigates the problem of bulky and wired setups.

Keywords: BMS; SOC; SOH; BLE; Coloumb-Count; Kalman Filter.



Contents

				iii
A	cknov	vledgme	ent	v
Al	bstrac	:t		vii
Li	st of l	Figures		xi
Li	st of [Fables		xiii
1	Blue	etooth N	Module Design	5
	1.1	Introd	uction	5
	1.2	Anten	na Basics :	5
		1.2.1	Antenna Types:	6
		1.2.2	Antenna Parameters	8
	1.3	Motiva	ation for Designing BLE Modules	10
	1.4	PCB N	Meandered Inverted-F Antenna (PIFA/MIFA)	12
		1.4.1	Antenna used in Inventvm BLE modules:	13
		1.4.2	S11 of the MIFA/PIFA antenna	14
		1.4.3	MIFA/PIFA antennas 3D pattern:	14
	1.5	Inverte	erd-F Antenna:	14
	1.6	BLE S	Schematic and PCB layout	15
		1.6.1	BluEnergy-355MC	16
		1.6.2	Summary of the RF layout Design guidelines:	23
	1.7	Conclu	usion of the Chapter 1	24
2	Arc	hitectur	re of Wireless Communication Active Balancing BMS	25
	2.1	Introd	uction	25
	2.2	Active	Balancing Topologies for BMS	25
		2.2.1	Type Ia: Combination of Buck and Boost Converter	25
		2.2.2	Type Ia: Combination of the Buck/Boost Converter:	25
		2.2.3	<i>Type Ib</i> : <i>Type Ia</i> with a bidirectional converter:	27
		224	Type IIa · Buck-boost converter ·	28

		2.2.5	<i>Type IIb</i> : Bidirectional buck-boost converter:	29
		2.2.6	<i>Type IIIa</i> : High - and low-side buck-boost converters:	29
	2.3	Propos	ed Active Balancing Method	31
	2.4	Overvi	ew of Active balancing BMS Architecture	32
	2.5	Retros	pect of BMS Hardware	33
		2.5.1	Multiphase Bidirectional DC/DC Current Controller LM5170-Q1	33
		2.5.2	Switch Matrix:	36
		2.5.3	Matrix Switch Gate Driver:	38
		2.5.4	Current Sense:	40
		2.5.5	Wireless Communication Hardware:	40
	2.6	Summa	ary of Chapter 2	40
3	Sync	chroniza	ation of Current and Voltage Measurements for Calculating the	
	SoC			43
	3.1	Curren	t Sensing	43
		3.1.1	Hall Effect Current Sensors	43
4	Mise	ellaneou	us	47
	4.1	Chapte	r1	47
	4.2	Chapte	er 2	48

List of Figures

1.1	Basic dipole Antenna	6
1.2	Wire Antenna	7
1.3	PCB Antenna	7
1.4	Chip Antenna	8
1.5	Antenna Return loss	9
1.6	Antenna Bandwidth	10
1.7	Antenna Radiation Pattren	11
1.8	MIFA/PIFA antenna radiation direction	12
1.9	PCB Inverted Meandered F type Antenna [1]	13
1.10	BLE module PCB with the MIFA/PIFA antenna placement	13
1.11	MIFA/PIFA antenna S11 return loss	14
1.12	MIFA Antenna Gain Radiation Pattren	15
1.13	MIFA/PIFA antenna 3D radiation Pattren	15
1.14	MIFA/PIFA antenna efficiency Simulation Results	16
1.15	IFA antenna design and the placement	17
1.16	IFA antenna S11 and S22	18
1.17	IFA antenna S11 Variation by changing the length and hinge width	19
1.18	BluEnergy-355MC(right) and Nordic Modules(left)	19
1.19	BluEnergy-355MC Module Core circuit	20
1.20	BLE PCB ground and power planes	20
1.21	Antenna Feed Line clearence	21
1.22	Power Ground and RF Ground Isolated with Inductor	21
1.23	Antenna Feed Shape	22
1.24	Vias placement on BLE board	22
1.25	Power Supply Decoupling	23
1.26	BLE Antenna Matching Network	23
2.1	Type Ia: Active Battery Balancing	26
2.2	Conventional Buck (a) and synchronous Buck(b) Conveter	27
2.3	Conventional Boost (a) and synchronous Boost(b) Conveter	27
2.4	<i>Type IIa</i> : Buck-boost converter	28

2.5	Typical Buck-Boost Converters	29
2.6	Type IIb active balancing architecture	30
2.7	Type IIIa active balancing architecture	31
2.8	Shematic of the High/Low side DC/DC converter	31
2.9	BMS Architecture	32
2.10	LM5170 DC/DC Converter Operation Setup [2],[3]	35
2.11	Typical Mosfet switch matrix for 8 batteries [4]	37
2.12	Inrush Control by Limiting V_{GATE} Slew	39
3.1	TMCS1107xx Hall sensor Block diagram	45
4.1	BLUeNRG-355mc BLE Module Layout	47
4.2	BLUeNRG-355mc BLE Module Layout	48
4.3	Nordic nrf52840 BLE module Layout	48
4.4	Nordic nrf52840 BLE module Layout	49
4.5	BLUeNRG-355mc BLE Complete Schematic	50
4.6	Typical Bidirectional circuit of the LM5170	51
4.7	STD20NF06L Application typical circuit and package	52
4.8	LTC4231 Application circuit and the Operational waveform	53
4.9	Type Ib Active Balancing Circuit	53
4.10	Typical Schematics of the Low side and High Side buck-boost Converter	54

List of Tables

1.1	Return Loss and Power reflected from antenna	9
1.2	MIFA/PIFA antenna simulation parameters [1]	14



Preface

When started my Microelectronics master's program at the University of Pavia, I was wondering about the future of microelectronics in the domain of electric vehicle and sustainable energy management because I have witnessed personally how world leaders are crumbling to fix global warming and climate change. The idea of making global warming free through sustainable energy drove me to explore electrical vehicles and power management. As I was intensively researching my self about electrical vehicles and battery management systems, I got an opportunity to enroll LM+ program at the university of Pavia which is doing an internship through the university in corporate companies for one year.

Among the LM+ opportunities, I have noticed that Inventvm a dynamic young Italian company is doing research on Battery management systems for electrical vehicles. Since my interest is to work in power management and sustainable energy management, the Inventvm BMS project became a cherry on the pie for me. During the process, I met Eng. Domenico (Inventvm project BMS project manager), his idea of an elaboration made me more curious about the project and I stretched my legs immediately to the Inventvm on Feb 2020.

As I was stepping into Inventvm I started to experience the radiation of the knowledge from the engineers because they are not kids like me. As a young rookie in technology, I start to learn more about the hardware and software of the project because the bus(project) is already started way before I join to the company. That was ok! because at the age of 10 I smoked the LED placing it in 230V mains, what ??????? YES that's right, for sure the led did not glow bright, but my brain became to dig into why LED got burned despite the black smoke on the face while LED burned. Anyway, later I was educated by my father(of course he is an electrician) that LED needs some kind of electronic circuit to make it glow. when my father made LED glow, That was WoW, "astonishing"! LED was not too much bright enough though. This idea of making education by failure became fascinating this same strategy worked for me to understand this in the industry too quickly not to miss the bus. There are always my colleagues who gave me a shoulder to shoulder when I was stuck in some technological part.

Before my Master's, I worked with Analog Device Inc as IoT application Engineer and System Testing Engineer for Highpower circuits in NEXTGEN computers. The knowledge gained from these two institutions, helped in my current project to understand the Wireless communication environment and power management. My experience in these two prime companies laid the foundation for analytical skills and problem-picking skills throughout the project. Nevertheless, the key motivation was my father and all my teachers who educated me throughout my life to contribute well to nature and humanity. Nonetheless, *Prof. Malcovati* has been a gem among all my honorable teacher's treasury who shined bright in my way. Thanks......!

Introduction

Chapter 1

Bluetooth Module Design

1.1 Introduction

Antenna design and analysis are crucial in a wireless network that transmits and receives information through electromagnetic wave radiation in open space. Modern Antenna and RF design techniques are more often testified against size, power, flexibility, radiation patterns, efficiency, etc... It is very unusual to use a wide variety of RF fundamental design techniques even though the usage of silicon and power is different because the fundamentals of RF design are most rigorous and robust from decades, hence RF fundamentals and design techniques remain intact. Nevertheless, modern RF applications demand to emphasize efficiency and power requirements, so this requirement needs some special RF Design treatments. Chapter .3 gives the extravagance of PCB antenna design practices, general guidelines for grounding, PCB stacking, spacings and via holes, etc. Matching networks in RF design are extremely important to increase the efficiency of the Antenna and RF line, so it is also explored in the same chapter how to pick the passive components for RF Antenna matching such as capacitors and inductors.

1.2 Antenna Basics:

An Antenna is a piece of metal exposed to free space. A piece of conductor behaves like an antenna when its length is a certain ratio or multiple of the wavelength of the signal. This scenario is expressed as "resonance", where the antenna radiates the electrical energy to the open space.




Figure 1.1: Basic dipole Antenna

Fig.1 shows the dipole antenna whose length is $\lambda/2$ and the fed has an input impedance of 50Ω . Dipole antennas are the most basic antennas that have been used for broadcasting. In the Millennial age of technology, dipole antennas have been bulky and heavy, thanks to the PCB technology, which made dipole antennas extremely simple in construction and this became the center of attraction for the Bluetooth application in the modern era. Although dipole antennas are extremely comfortable for PCB we still face hurdles to manage proper grounding for the antenna..which can be addressed through quarter-wave antennas. The quarter-wave antennas have half of the length of the dipole antennas $\lambda/4$, their popularity became exponential because of the fed which can be single-ended. A single-ended feed to the antenna made life much easier to make a wide range of ground planes and better matching.

1.2.1 Antenna Types:

As discussed in the previous section quarter wavelength antennas can be more effective on the PCB because of their fed and ground plane management on PCB. Depending on the antenna dimensions and the shape of antennas fall into different technologies namely FM, AM, Bluetooth, Wi-Fi and so on. Since the eccentric part of this chapter discusses the Bluetooth antenna design and guidelines, we can broadly classify three types of antennas. As follows:

1.2.1.a Wire Antenna:

These types of antennas are just a piece of wire extended over the PCB in open space, whose length is matched to $\frac{\lambda}{4}$ on the ground plane. In general, these antennas are fed by a 50Ω matching transmission line, a Wire antenna gives a top-notch performance and supports a wide range of frequencies because of its three-dimensional exposure in open space. The shape of the wire antennas can be loop, wire, or helix.. depending on the application the shape is changed.




Figure 1.2: Wire Antenna

1.2.1.b PCB Antenna:

Constructively this type of antenna is copper traces that are etched on the PCB. The Traces can be Zig-Zag, straight, MIFA, Meandered type, F-type, or Zip track so on., the shape of the antenna is chosen based on the antenna type and the space constraints on the PCB. PCB Antennas have only two-dimensional freedom, therefore certain guidelines are needed for the PCB antenna design due to the space constraints and poor quality of PCB stack-up. The space constraints of the PCB antennas lead to less efficiency compared with wire antennas nonetheless PCB antennas are cost-effective. In short manufacturing comfortability and its wireless range is ravishing for Bluetooth applications.




Figure 1.3: PCB Antenna

1.2.1.c Chip Antenna:

This is a Small form factor IC that is in-house with a ceramic package or some metal case. These antennas are handier in terms of space management on the board and internally their impendence is very well managed. A chip antenna can also take an advantage of three-dimensional freedom for radiation similar to wire antennas. Refer to figure 10 for the Nordic Bluetooth module having a chip antenna. Chip antennas can indeed gain upper hand in size and radion pattern on the contrary power handling capacity of the chip antenna is very minimal.



Figure 1.4: Chip Antenna

1.2.2 Antenna Parameters

The following section gives some key antenna performance parameters.

1.2.2.a Return loss:

The return loss of an antenna signifies how well the antenna is matched to the $50-\Omega$ transmission line (TL), shown as a signal feed in Figure ??. The TL characteristic impedance is typically 50Ω , although it could be a different value. The industry standard for commercial antennas and testing equipment is $50-\Omega$ impedance, so it is most convenient to use this value [5].

Return loss indicates how much of the incident power is reflected by the antenna due to mismatch (Equation 1.1). An ideal antenna when perfectly matched will radiate the entire energy without any reflection. If the return loss is infinite, the antenna is said to be perfectly matched to the TL, as shown in Figure 1.5. S11 is the negative return loss expressed in decibels. In most cases, a return loss ≥ 10 dB (equivalently, S11 ≤ -10 dB) is considered sufficient. Table 1.1 relates the return loss (dB) to the power reflected from the antenna (percent). A return loss of 10 dB signifies that 90% of the incident power goes into the antenna for radiation [5].

$$Returnloss(db) = 10 \times \log(\frac{Pincident}{Preflected})$$
 (1.1)




Figure 1.5: Antenna Return loss

	S11 (dB)	Return Loss (dB)	$\Gamma_{ref}/\Gamma_{inc}$ (%)	$\Gamma_{rad}/\Gamma_{inc}$ (%)
	-20	20	1	99
	-3	3	50	50
	-10	10	10	90
Ī	-1	1	79	21

Table 1.1: Return Loss and Power reflected from antenna

1.2.2.b Bandwidth:

Bandwidth indicates the frequency response of an antenna. It signifies how well the antenna is matched to the $50-\Omega$ transmission line over the entire band of interest, that is, between 2.40 GHz and 2.48 GHz for BLE applications [5].

As Figure 1.6 shows, the return loss is greater than 10 dB from 2.33 GHz to 2.55 GHz. Therefore, the bandwidth of interest is around 200 MHz. Wider bandwidth is preferred in most cases, because it minimizes the effect of detuning resulting from the changes in the environments around the antenna in actual uses of the product (e.g. mouse placed on wood/metal/plastic table, hand kept around the mouse, etc.) [5]

1.2.2.c Radiation efficiency:

A portion of the non-reflected power (see Figure 1.1) gets dissipated as heat or as thermal loss in the antenna. Thermal loss is due to the dielectric loss in the FR4 substrate and the conductor loss in the copper trace. This information is characterized as radiation




Figure 1.6: Antenna Bandwidth

efficiency. The radiation efficiency of 100 percent indicates that all non-reflected power is radiated to free space. For a small-form-factor PCB, the heat loss is minimal [5].

1.2.2.d Radiation pattern:

Radiation pattern indicates the directional property of radiation, that is, which directions have more radiation and which have less. This information helps to orient the antenna properly in an application [5].

An isotropic dipole antenna radiates equally in all directions in the plane perpendicular to the antenna axis. However, most antennas deviate from this ideal behavior. See the radiation pattern of a PCB antenna shown in Figure 1.7 as an illustration. Each data point represents RF field strength, measured by the received signal strength indicator (RSSI) in the receiver. As expected, the contours are not exactly circular, as the antenna is not isotropic [5].

1.2.2.e Gain:

Gain indicates the radiation in the direction of interest compared to the isotropic antenna, which radiates uniformly in all directions. This is expressed in terms of dBi—how strong the radiation field is compared to an ideal isotropic antenna [5].

1.3 Motivation for Designing BLE Modules

One of the core ideas of the Inventvm BMS team is to make the BMS project in a wireless communication environment, therefore the team has decided to use Bluetooth as the communication tool. Hence, finding the big sharks (Bluetooth Hardware and stack)




Figure 1.7: Antenna Radiation Pattren

in the Bluetooth world took quite some time, after a long investigation; we concluded to pick two important pies in the Bluetooth cake such as STM BLUeNRG-355mc [6] and Nordic nRF52840 [7]. BlueEnergy-355mc is the jewel of our projects because it owes the advantages of very low power consumption: 3.4 mA, Receiver sensitivity, Bluetooth low energy data extensions, high data rate so on... despite having these many advantages STM does not manufacture the Bluetooth modules other than eval boards. Henceforth, the team has been paralyzed to outsource the required Bluetooth modules, later in the same path we found MIDARTRONICS the company that manufactures the Bluetooth modules using the STM BLUeNRGgy-355mc hardware named STORMY. Stormy is a such cutie pie, at least it helps to some extent in R and D to prove the Wireless communication BMS architecture, but in the long run, we have experienced some the discomforts such as lack of documentation and market supply...to overcome all these issues team has decided to make inventive proprietary level Bluetooth modules for BMS project. This gave me the perfect timing and to opportunity design RF Bluetooth modules for the project, as part of my thesis which is dedicated to wireless communication BMS.

Nordic nRF52840[7] is another Bluetooth hardware similar to the BlueEnergy-355Mc reason behind picking the Nordic is the open BLE stack and Robust hardware. Nordic is much more comfortable in terms of different data rates, on-chip power converters, 32-bit ARM Cortex M4F @64MHz so and forth. Nordic has also a dedicated BLE stack [8] that handles all power management resources on-chip, which attracts low-power automobile applications. In a much broader sense, Nordic is additional Bluetooth hardware that we can provide to the customer according to the

application's need.

Though picking the Bluetooth hardware and stack is a boiling task, choosing the antenna and RF layout also takes prime place. Though, there are plenty of antennas for the 2.4GHz band, most Bluetooth manufacturers recommend two types of PCB antennas, meanders inverted antennas (MIFA) and inverted-F antenna (IFA), which are characterized and simulated exclusively for the low-power Bluetooth applications. However, MIFA (PIFA) is peculiar for most automobile applications because of its pointed directional properties.

, However, we can choose any type of antenna and hardware for Bluetooth, admittedly the antenna, hardware, and RF layout design described in the following modules are classified for the BMS project.

The Low Data rate and bandwidth requirement in Bluetooth applications make IFA and MIFA the two most atractive antennas for BLE. Manufacturing these antennas is extremely easy because they are part of the PCB design. Certainly, these antennas are inexpensive as they are part of PCB and they provide good bandwidth in ranges for BLE in terms of 150 to 250 MHZ.MIFA is most preferable for smaller form factor PCBs such as a wireless mouse, wearable watches, handy IoT devices.... etc. IFA antennas are recommended for applications such as one of the dimensions is needed to be smaller than the other for example heart rate monitor. The following modules explain MIFA and IFA antennas construction and functionalities:

1.4 PCB Meandered Inverted-F Antenna (PIFA/MIFA)

PIFA antennas are much more popular in Bluetooth Low Energy stack because of the small size, low profile and cost-effective compared to the conventional dipole and ceramic chip antennas. The proposed structure (PIFA/MIFA) Figure 1.9 of the PIFA antenna is routed to gain all these advantages. Replacing the conventional PCB trace in PIFA with the meandering line and meandering shorting strip improves the efficiency of the PIFA as well as the bandwidth.




Figure 1.8: MIFA/PIFA antenna radiation direction

Figure 1.9 Taking the meandered shape on one side and connecting meandered terminal to the ground makes the radiation lobe a more directional Figure 1.8 that implicates the radiation of the meandered antenna. Meandered side of the antenna radiates

very less power because the Menderes terminal is connected to the ground which nullifies most of the radiation on the backward side. This kind of feature is highly needed in extremely noisy environments such as automobiles, power grid applications, data servers....etc. As a case study, the design and measurement results of the proposed MIFA/PIFA are presented [9] in Figure 1.9.




Figure 1.9: PCB Inverted Meandered F type Antenna [1]

1.4.1 Antenna used in Inventvm BLE modules:

I got an opportunity complete the Inventvm BLE module antenna simulation Figure 1.9 to depict the typical board shape and the antenna placement [10]. The RF shield housing has been removed for testing purposes, usually, Bluetooth modules provide RF housing to protect the BLE from external interference.




Figure 1.10: BLE module PCB with the MIFA/PIFA antenna placement

Some MIFA/PIFA antenna and PCB parameters that are used for the simulation are shown in the table 1.2.

Antenna parameters	Value	Unit
PCB substrate permittivity	4.6	
PCB substrate H	1.0	mm
Length of PCB substrate	35.5	mm
Width of PCB substrate	14	mm
Length of TOP PCB ground	25.5	mm
Width of TOP PCB ground	14	mm
Length of BOT PCB grounD	25.5	mm
Width of BOT PCB ground	14	mm
Width of antenna trace	0.5	mm

Table 1.2: MIFA/PIFA antenna simulation parameters [1]

1.4.2 S11 of the MIFA/PIFA antenna

Figure 1.11 shows the MIFA/PIFA antenna s11 parameter simulation results. The Bluetooth frequency bandwidth ranges from 2402 to 2483.5 MHz. The return loss of the antenna in the Bluetooth frequency band is less than the -10db.




Figure 1.11: MIFA/PIFA antenna S11 return loss

1.4.3 MIFA/PIFA antennas 3D pattern:

1.5 Inverterd-F Antenna:

The inverted F antenna is also one of the popular antennae, recommended for the Low power stack BLE applications. IFA antennas host similar features to what MIFA/PIFA antennas offer but MIFA antennas are more recommended where is a space constraint and power radiation is in one direction. IFA antennas have bidirectional power radiation




Figure 1.12: MIFA Antenna Gain Radiation Pattren




Figure 1.13: MIFA/PIFA antenna 3D radiation Pattren

rather than mono-directional. Nordic Recommends in all designs to use the IFA antennas. Figure 1.15 educates the typical design of the IFA antenna and simulation parameters are pretty much the same as it is used for the MIFA antenna Table 1.2.

By the constructional nature of the IFA antennas are easy to match we can see that in the Figure 1.16 IFA antenna is very well-matched at 2.4GHz. The S11 is quite impressive because it has a reflection coefficient at 2.4GHz is -27db and bandwidth at -9db is 160MHz. IFA antenna matching can be further tuned by varying the hinges, and length of the antennas, on contrary we need to compromise with power and resonant frequencies. Figure 1.17shows the relative length and hinge width changes of the design Figure 1.15 caused different frequency shfit, but they keep giving the best performance in matching.

1.6 BLE Schematic and PCB layout

The Schematic of the Inventvm BLE modules is inherited directly from the vendors, which are BluEnergy-355MC[6] and Nordic nRF52840[7]. The Figure 1.18 shows the pinout and shape of the BLE module, which is multi-purpose because of same shape and pinout from both the BluEnergy-355MC and Nordic nRF52840 modules. By having the

Frequency (GHz)	Available power (W)	Input power (W)	Radiated power (W)	System efficiency	Radiation efficiency
1	0.0025	6.09E-05	4.24E-06	0.17 %	6.96 %
1.6	0.0025	1.00E-04	3.23E-05	1.29 %	32.19 %
1.66	0.0025	2.22E-04	6.56E-05	2.63 %	29.51 %
1.72	0.0025	1.22E-04	4.94E-05	1.98 %	40.35 %
2.08	0.0025	3.67E-04	2.46E-04	9.84 %	67.07 %
2.26	0.0025	1.02E-03	7.63E-04	30.50 %	74.76 %
2.44	0.0025	2.40E-03	1.86E-03	74.44 %	77.58 %
2.54	0.0025	1.85E-03	1.43E-03	57.32 %	77.41 %
2.64	0.0025	1.12E-03	8.54E-04	34.17 %	76.35 %
2.83	0.0025	4.83E-04	3.50E-04	14.00 %	72.46 %
3.22	0.0025	1.91E-04	1.18E-04	4.70 %	61.58 %
4	0.0025	8.62E-05	3.18E-05	1.27 %	36.87 %

Figure 1.14: MIFA/PIFA antenna efficiency Simulation Results

Same pinout and shape with different Bluetooth hardware, customers can use different Bluetooth hardware stacks with the same BMS solution. This approach is nothing but the daughter and motherboard approach where the Bluetooth module becomes the daughter board and BMS MMU board and CMU boards become motherboards.

1.6.1 BluEnergy-355MC

BLUENRG-355MC[6] BLE module includes BlueNRG-LP BLE low energy system on chip (QFN48 package), Associated with BlueNRG-LP development software stack from STM. The BlueNRG-LP features a 64 MHz, 32-bit Arm®Cortex®-M0+core, a 256 KB programmable flash memory, a 64 KB SRAM, an MPU, and an extensive peripheral set (6x PWM, 2x I²C, 2x SPI/I2S, SPI, USART, UART, PDM, and 12-bit ADC SAR)[6]. It is compliant with the Bluetooth® LE specification and supports master, slave, and simultaneous master-and-slave roles. It features data length extension, 2 Mbps, long-range, extended advertising and scanning, as well as periodic advertising, periodic advertising sync transfer, LE L2CAP connection-oriented channel, and LE power control and path loss monitoring[6]. For more technical details refer STM BLUENRG-355MC datahseet [6].

1.6.1.a BluEnergy-355MC RF Schematic:

The Figure 1.19 refers to the core circuit of the BLUeNRG circuit for the Bluetooth, the pi network matching topology used to match the Ic and antennas, and refer 1.19 circuit between the RF net and the ANT net in the schematic. All the discrete components are selected 0402 packages to make the Bluetooth module as sophisticated as possible, for




Figure 1.15: IFA antenna design and the placement

more insight into the component selection for the schematic 1.19 refer to BOM[11].

1.6.1.b BluEnergy-355MC RF Layout:

The BLE module designed for the BMS application in Inventvm is the four-layer PCB, among four layers bottom layer is entirely dedicated to the ground. The bottom layer ground of the module is the analog ground it is differentiated from the power ground of the BMS from a small inductor to make sure the RF circuit gets less noise from the power ground.

By referring to the layout Figure 1.20of the RF module you can recognize that the shape of the power plane in the layer is pretty much weird, there is an RF technique behind making this kind of shape to avoid as much as the ground and power plane over a lap to decrease the capacitive parasitic effect. Parasitic components on PCB are the plague of the RF circuit, they can kill RF signal. Hence it is always a good idea to avoid power and ground planes overlap as much as possible and also make separate ground for the RF layout apart from the power ground.

Place as many as vias possible from the top to bottom ground layer to enhance the ground layer capacity, and making sure to have equal space for antenna and RF feed line from the ground enhances the matching capability of the antenna. The following




Figure 1.16: IFA antenna S11 and S22

extinctions can give a detailed view of RF layout design:.

- **Power plane and Grounding :**The power and Ground plane's overlap needs to be decreased as much as possible to avoid the parasitic capacitance effect. The Figure 1.20 refers to the power supply plane in the layer and the ground in the bottom layer.
- Equal Clearance to Antenna Feed: It is essential to keep the same clearance throughout the RF feed line from the ground. This strategy helps to make equal parasitic capacitance from the ground. With an equal parasitic capacitance from the opposite side, the RF sanding wave reflections can be nullified. Figure 1.21 depicts one such example of designing the RF feed line.

_

- Isolate Power Ground from Analog/RF ground: It is the most common practice while RF layout designing, The RF layout is isolated from the Power circuit. For this approach I have few intuitions behind the two-fold, those are:
 - 1. RF-related noise is confined within the RF/Analog ground of the PCB.
 - 2. This will isolate noise from the digital circuitry with the DC power supply and High power switching circuit on the BMS board.
 - 3. RF circuit protected from direct current flow from DC supply if there are any power surges in supply. So on....




Figure 1.17: IFA antenna S11 Variation by changing the length and hinge width




Figure 1.18: BluEnergy-355MC(right) and Nordic Modules(left)

1.6.1.b Such mentioned benefits can be obtained by placing an inductor between the Power Ground/RF ground. Choosing Inductor for such functionality follows that the inductor will not allow sudden current spikes $L \times \frac{di}{dt}$, on the benefit it can also provide a high current ratio when the current is stable, reference 1.22..

• RF feed line shape: It is common practice to keep the rf feed line with the known shape. Since Bluetooth operates at 2.4GHz, even one millimeter can give a large amount of resonant frequency drift in antenna reflections. The simplest approach to mitigate such issues is to keep the RF feed and the RF IC, both on the same axis. To avoid unnecessary parasitics by an irregular shape of the antenna, make a feed trace from the ic to Antenna with the same width as the antenna feed has. Figure 1.23 shows the approach that I have followed to design the Antenna feed and the RF trace, The Figure shows the nonregular shape of the antenna.

_




Figure 1.19: BluEnergy-355MC Module Core circuit




Figure 1.20: BLE PCB ground and power planes

- Grounding Via's: Keep always clean ground and this can be achieved by placing as many vias from the top layer to the dedicated RF/Analog ground in the bottom layer. It is recommended in the PCB design to place the Vias with equal distance, Figure 1.23 refers to Vias placement from the top layer to the bottom layer with equal distance. There should not be any ground under the RF antenna, because the ground under the RF antenna again makes, Antenna just an RF trace instead of allowing open radiation.
- Antenna placement: Do not place any component in the Antenna Keep out area, make the strict keep-out area for the antenna to prevent any external components' noise interference. It is always good placement to avoid any of the plastic components around the antenna because the plastic can behave like a dielectric and this will change the antenna characteristics. Antenna placement on they should end of the PCB where the PCB notch is pointed out. See Figure 1.20 the antenna




Figure 1.21: Antenna Feed Line clearence





Figure 1.22: Power Ground and RF Ground Isolated with Inductor

has been placed on the edge of the PCB and there are no plastic or high-frequency switching circuits around it.

1.6.1.c Power Supply Decoupling Layout Considerations[5]

Note the following best practices when laying out the power supply traces:

- Place the components as close to the supply pin as possible [5].
- Place the smallest-value capacitor closest to the power supply pin [5].
- Place the decoupling capacitor on the same layer as the IC. If it is not possible to place all the capacitors on the same layer, give priority to smaller values [5].
- The power supply should flow through the decoupling capacitors to the power supply pin of the IC. Avoid using
- supply vias between the component and the pin [5].
- Use separate vias to ground for each decoupling capacitor. Do not share vias[5].
- For four-layer boards with a separate power plane, use separate vias for each power supply pin to the power plane [5].
- It is recommended not to share the vias [5].



(a) Regular shape and Antenna feed

(b) Irregular Antenna shape and Antenna feed

Figure 1.23: Antenna Feed Shape




Figure 1.24: Vias placement on BLE board

• Some of the commonly made layout issues related to power supply decoupling are shown in [5] Figure 1.25.

1.6.1.d **BluEnergy-355MC RF Matching Circuit Layout:**

It is always a good approach to have the matching circuit as tight as possible you can refer to the Figure 1.26 the matching circuit is placed as close as possible, to avoid any additional track length to create some extra RF stub effects. Don't ever run any of the signal lines across the RF feed line and always make sure to place the IC and RF in the same direction this approach will avoid any strange track shapes which can cause parasitics. It is a good way to make sure the RF feed line to the antenna through the IC has the same width across the track length this will avoid any unnecessary filtering effect. The figure refers to all of above-mentioned RF layout design hints. Figure 1.26 shows that matching components are tightly packed, and no signals run across the RF feed.

We can place the components even overruling the component outline. Until we do




Figure 1.25: Power Supply Decoupling




Figure 1.26: BLE Antenna Matching Network

not make the pads overlap, to achieve this we might have to bypass some PCB DRCs.

Summary of the RF layout Design guidelines: 1.6.2

- 1. Keep Ground clearance as much as possible around the antenna.
- 2. Make equi clearance on both sides of the antenna and RF feed line.
- 3. Do not make a strange shape of the antenna feed line.
- 4. Do not run any of the signal lines under the antenna or RF feed line.
- 5. Make more vias from the top layer to the bottom layer for pure ground.
- 6. Keep capacitive filters as near as possible to the power supply pins.
- 7. Pack antenna matching network as close to antenna and IC RF feed.
- 8. Place antennae in less clumsy are from other circuitry on the PCB.
- 9. Make less overlap of the ground plane and power plane.

- 10. Avoid high-frequency circuits around the RF feed.
- 11. Always places the antenna at the edge of the PCB.
- 12. Always chooses a standard pattern for the ground around the antenna.
- 13. Never places any components, screws, mounting holes, or planes in the keep-out area of the antenna.
- 14. The antenna must house with a Metalic shield to avoid external interference.
- 15. There should not be direct ground under the antenna.
- 16. The Orientation of the antenna should be inlined with the final PCB.
- 17. When using the passive matching circuit try to have multiple components matching this can help at the debugging stage to tune the matching circuit.

1.7 Conclusion of the Chapter 1

The simulation and design of both the MIFA and IFA antennas are successful the results have been presented in Chapter1. Both the MIFa and IFa antennas are well performed in the sense of the results and design, because of the industry standards and Bluetooth stack recommendations, from vendors I have opted MIFA for Inventvm Bluetooth modules. The Layout is also quite impressive considering all norms of RF PCB layout guidelines, which are mentioned in the chapter1. In the chapter1 I have not stressed the theoretical calculation for the MIFA/IFA antenna because the calculations are pretty much the same as the standard MIFA and IFA antennas, The goal is to bring up the sophisticated RF BLE layout according to the application with a standard approach. Yet reference papers [[12],[13]] give more insight into the theocratical design of the MIFA / IFA antenna and I have taken fewer opportunities to explain the nordic architecture, because of the RF layout out-wise and in the antenna sense, I have followed the same guidelines as I did for the BLUeNRG-355mc. The Complete layout of the BLUeNRG and Nordic is attached in the chapter4, Figures (4.1,4.3).

Chapter 2

Architecture of Wireless **Communication Active Balancing BMS**

2.1 Introduction

There are plenty of topologies dedicated to the BMS active balancing, for instance, cell-to-cell charge balancing, cell-to-stack or stack-to-cell charge sharing, and stack charge sharing. Among such wide techniques cell to stack and stack-cell, charge-sharing techniques gain the upper hand because of their robustness and safety measures against the battery.

2.2 Active Balancing Topologies for BMS

2.2.1 Type Ia: Combination of Buck and Boost Converter

2.2.2 Type Ia: Combination of the Buck/Boost Converter:

The figure 2.1 illustrates the Type Ia balancing method for a battery system with n series-connected cells. The description is stack-to-cells-to-stack in accordance with the accepted nomenclature. A buck converter serves as a charging unit that distributes charge from the stack to the chosen cells. A boost converter reverses the process of discharge.

The boost converter's input and output voltage ranges must be large enough to accommodate cells with voltages ranging from 1 to n-1. All cells can be actively charged and discharged up to the top level of the stack in this manner. It is only possible for nearby cells to balance numerous cells at once. Access to all cells below the topmost cell is used to balance that cell.

This section explains the balancing procedure shown in Figure 2.1. The buck converter feeds Cell 1 with energy from the stack through switch S_wA1 . The converter output current I_{Buck} is used to charge Cell 1. With the converter input current boost, the boost converter simultaneously discharges Cell 1 and Cell 2 through S_wB2 . The sum of the current in Cell 1 is 0A since $I_{Buck} = -I_{Boost} = I_{Bal}$, while Cell 2 discharges with $I_{boost}A$ (negative balancing or "discharge mode"). The buck converter is often connected higher than the boost converter Batteries in Charging Mode. Discharging is done in the opposite order.




Figure 2.1: Type Ia: Active Battery Balancing

The idle cell currents can be expressed as a vector following 2.2. It accounts for the balancing currents, both positive and negative, as well as the resulting stack current.

$$\vec{I_{Cell}} = I_{stack} + \vec{I_n} \cdot I_{Bal} - O\vec{U}T \cdot I_{Bal}$$
 (2.1)

$$I_{stack} = I_{Bal}(\frac{1}{\eta} \sum \vec{I_n} - \eta \sum \vec{Out})$$
 (2.2)

$$O\vec{U}T = \begin{pmatrix} S_{B1} \\ \vdots \\ S_{B[n-1]} \end{pmatrix}, S_x = \{0 \cdots 1\}, \vec{I_n} = \begin{pmatrix} S_{A1} \\ \vdots \\ S_{A[n-1]} \end{pmatrix}$$
(2.3)

where $\vec{I_n}$ and $O\vec{U}T$ are the vectors of the switch signals $S_{A[x]}$ and $S_{B[x]}$, respectively. The converter power and overall losses depend on the stack's n cells and the location of the balanced cell inside it. They rise as the position and the number of cells increases. I = J when a single cell is in balance, In the absence of that, I stands for the bottom cell of the balancing group and j for the top one. As a result, I and j is always true.

The necessary converters can be the traditional buck and boost converters depicted in Figures 2.2 and 2.3. A synchronous design can be adopted, in which the diode is replaced with an actively regulated MOSFET to eliminate losses and to improve the efficiency of the converters across the whole operating range.




Figure 2.2: Conventional Buck (a) and synchronous Buck(b) Conveter




Figure 2.3: Conventional Boost (a) and synchronous Boost(b) Conveter

2.2.3 Type Ib: Type Ia with a bidirectional converter:

In terms of balancing routes, *Type Ib* is comparable to *Type Ia*. Bidirectional converters are used in place of unidirectional ones. Figure 4.9 depicts the schematic for potential hardware implementation.

2.2.4 *Type IIa*: Buck-boost converter:

The Type IIa of the discussed balancing techniques is shown in Figure 50. Once more, n cells are arranged in series to make up the battery system. The description is cells-to-cells following the accepted nomenclature. This approach is comparable to cell bypassing if the load current and balancing current are the same. In discharge mode, a buck converter moves charge from one cell or many neighboring cells to its subjacent cells in the stack. A boost converter transfers charge in the other direction when it is in charge mode. A single bidirectional buck-boost converter can be created by combining the two converters. A




Figure 2.4: Type IIa: Buck-boost converter

bidirectional buck-boost converter made up of both converters is possible. To support 1 to n cells, the buck-boost converter's input and output voltage ranges must be sufficiently broad. Only cells that are close to one another can balance numerous cells at once.

The explanation for the balancing procedure shown in Figure 2.4 is given in the paragraphs that follow. Switches $S_{wA[2]}$ and $S_{wB[1]}$ in the buck converter allow the energy from Cells 1 and 2 to be transferred to Cell 1. it releases cells 1 and 2. The converter output current I_{In} charges cell number one. In turn, Cell 1 is charged with $(I_{In} - I_{Out})$ A while Cell 2 is discharged with I_{Out} A (negative balancing). I_{Out} becomes I_{Bal} . In most cases, charging occurs when the DC/DC converter is connected in parallel to the desired cells and is in boost mode. However, in buck mode, discharge is performed in the same manner. Same charge and discharge operations as with $Type\ I$ are possible through switches $S_{wA[n]}$ and $S_{wB[n]}$.

Depending on the number of balanced cells, the resulting cell current can be expressed

as a vector:

$$\vec{I_{Cell}} = \vec{I_n} \cdot I_{Bal} + \eta \cdot \frac{\sum \vec{I_n}}{\sum \vec{I_{Out}}} \cdot \vec{I_{Out}} \cdot I_{Bal}$$
(2.4)

$$O\vec{U}T = \begin{pmatrix} S_{B1} \\ \vdots S_{Bn} \end{pmatrix}, S_x = \{0 \cdots 1\}, \vec{I_n} = \begin{pmatrix} S_{A1} \\ \vdots S_{An} \end{pmatrix}$$
 (2.5)




Figure 2.5: Typical Buck-Boost Converters

Figure 2.5(a) depicts a potential buck-boost converter implementation. The N-MOSFET Q2 is disabled for buck mode, and Q1 is turned on and off. Q1 is constantly on in boost mode while Q2 is actively switched. The four-switch buck-boost converter from Figure 2.5(b) may be used instead to enable synchronous mode.

2.2.5 Type IIb: Bidirectional buck-boost converter:

In terms of balancing routes, *Type IIb* is comparable to *Type IIa*. A bidirectional buck-boost converter is employed instead of a traditional (unidirectional) one. Because not every cell level requires a connection to both input and output, the number of MOSFETs needed in the switch-matrix is decreased. The same equations and exact operations are true for *Type IIa* as well. Figure 2.6 displays the diagram and the power paths[4][p. 60]. A four-switch buck-boost converter similar to the one in Figure 2.5(b) can be used to realize the necessary bidirectional buck-boost converter. The ability to run the converter in a synchronous mode in both directions is a benefit of this design.

2.2.6 Type IIIa: High - and low-side buck-boost converters:

The system's implementation using high- and low-side buck-boost converters are shown in Figure 2.7. Similar to *Type I*, the operation involves the transfer of charge sequentially rather than simultaneously. There are two phases to the balancing process: one for the boost operation and one for the buck operation. The description is stack-to-cells-to-stack following accepted nomenclature. The high-side converter and low-side converter shouldn't work in the same direction at the same time to maintain a low average stack current throughout the two phases. To demonstrate how the high-side converter works in this example, balancing routes for *Cell [n-1]* are also given in




Figure 2.6: Type IIb active balancing architecture

addition to *Cell 2*[4][p. 62]. Four converters, which can carry out the two phases concurrently, are used in an expanded version of this architecture[4]. There are more conceivable combinations: Another high-performance variant can be created by fusing the Type II concept with the Type III high-side converter.

During Phase 1, the low-side converter functions as a boost converter, discharging $Cells\ I$ and 2 through S_{wA} with the converter's input current IBal, identical to Example 2.7. $Cell\ [n-1]$ and $Cell\ [n]$ are simultaneously charged with IBal by the high-side converter while operating in buck mode. Phase 2 involves charging $Cell\ 1$ in buck mode and discharging $Cell\ [n]$ in boost mode to achieve the same balancing results as in Section (Results will be published in the upcoming chapters). I_{Bal} is used to charge and discharge $Cell\ [n-1]$ and $Cell\ 2$.

A common ground connection allows the low-side converter to access all cells up to the middle of the battery stack, including Cell [n/2]. It can be executed as depicted in Figure 4.10. The design is made simpler by the fact that the two operating modes are only required in one direction. To enable synchronous operation for both modes, only two MOSFETs are required. If switch Q1 is not controlled, the MOSFET's intrinsic antiparallel diode enables normal operation albeit with lower efficiency.

The remaining cells are connected to the high-side converter through a shared V_{Bat+} link. It is similar to the common ground converter in terms of design, but it has a distinct structure (see Figure 2.7).




Figure 2.7: Type IIIa active balancing architecture

2.3 Proposed Active Balancing Method

The proposed architecture for the BMS active balancing is very similar to the *type IIa* and *IIb* active balancing. In the proposed topologies the charge is transferred either from imbalance cell to stack or vice versa. A bidirectional high and low-side buck-boost converter is used in the proposed architecture in place of the typical (unidirectional) buck-boost converter. Refer2.9 to the Architecture to see how the switch matrix is set up to connect each battery node to the DC/DC converter's low side. The top of the battery pack is directly attached to the high side of the DC/DC converter. The




Figure 2.8: Shematic of the High/Low side DC/DC converter

proposed architecture 2.8 gives more control over the balancing current that is flowing in the DC/DC controller. One of the acute advantages of the input(With High side shunt Resistance) and output current(With Low side shunt Resistance) to the DC/DC converter. The section gives a more elaborative description and technical details of this configuration.

2.4 Overview of Active balancing BMS Architecture

Figure 2.9 shows the overview of the Inventvm wireless BMS architecture. From the Hardware point of view, the Architecture is separated into two parts one Cell Management Unit (CMU) which sits on each battery. The other one is MMU which is on the main motherboard to control the overall functionality of the BMS. The working procedure of the architecture is as follows




Figure 2.9: BMS Architecture

- The CMUs of each battery contains Bluetooth modules, for our applications we have used BLUeNRG-355mc which will sense the live battery voltage and the temperature of the battery(using NTC).
- CMUs will synchronize with the master present on the MMU. According to the master request, all the CMUs Bluetooth will send the data to the Master in the given time slot.
- On request of the controller, the master(BLE on MMU) will collect packets from all the slaves(CMUs) and hand over the decoded data (Voltages of the Batteries and Temperature measurements) to the Controller on the MMU.
- The controller in this project is the PC, it could be a microcontroller also. The controller will be responsible for running all the BMS algorithms and detecting which node needs to be balanced depending on the CMU's battery voltages.

- In this particular project, the controller will use LabVIEW and python to build a complete BMS model and algorithm.
- Through the open circuit voltage(Battery voltages) received from the CMU, the controller will calculate the initial SoC(The open circuit voltage directly proportional initial SoC of the battery "manufacturer open circuit voltage to SoC curve").
- Once the controller finds the imbalance node through the initial SoC estimation from the open circuit voltages of the battery, the switch matrix is switched to the imbalance node and directly connected to the low side(Output) of the DC/DC converter.
- Depending on the battery imbalance the controller will configure the DC/DC converter either in buck or boost mode.
- During the Balancing, the input and output current of the DC/DC is monitored to calculate the balancing current, if the balancing current reached the threshold the DC/DC converter current is dropped.
- If the batteries are charging during the balancing the charging current I_{ch} (Figure 2.9) is also monitored through the pack current sensor.

2.5 Retrospect of BMS Hardware

2.5.1 Multiphase Bidirectional DC/DC Current Controller LM5170-Q1

The LM5170-q1[14] controller is a high precision dual phase bidirectional converter applicated in automotive 48 Volts and 12Volts dual battery systems. Depending on the Direction Signal DC/DC converter regulates the average current. The Regulated current through the DC/DC converter can be programmed by analog or Digital PWM inputs.

The LM5170-q1[14] has a dedicated dual phase differential current sense amplifier to monitor the current flowing through the Dc/Dc converter, which can achieve 1% current sense accuracy. It has a Robust Gate driver to drive half the bridge. The Internal gate driver of the LM5170 has the capability of driving parallel MOSFET switches with a capacity of 500Watts. The synchronous diode emulation mode prevents the dc to dc converter from the negative currents and also enables the discontinuous mode of operation. This property enhances the DC/DC converter efficiency tremendously. The Controller can offer benefits of cycle-by-cycle current limitation, overVoltage protection at both low side and high side ports, Temperature protection and Mosfet failure so on...

An innovative average current mode control scheme maintains constant loop gain, allowing a single R-C network to compensate both buck and boost conversion[14, p .2],[3]. The oscillator is adjustable up to 500 kHz and can synchronize to an external clock. Multiphase parallel operation is achieved by connecting two LM5170 controllers for 3- or 4-phase operation, or by synchronizing multiple controllers to phase-shifted clocks for a higher number of phases. A low state on the UVLO pin disables the LM5170 in a low current shutdown mode[14].

2.5.1.a Definition of IC LM5170 Operation Modes:

- **Shutdown Mode:** When the UVLO pin is < 1.25 V, VCC < 8 V, or default < 1.25 V, the LM5170 is in shutdown mode with all gate drivers in the low state, all internal logic reset, and the VINX pin disconnected from the VIN pin. When UVLO < 1.25 V, the IC draws < 20 μA through the VIN and VCC pins[14].
- Initialization Mode: When the UVLO pin is > 1.5 V but < 2.5 V, VCC > 8.5 V, and nFAULT > 2 V, the LM5170 establishes proper internal logic states and prepares for circuit operation[14].
- Standby Mode: When the UVLO pin is > 2.5 V, VCC > 8.5 V, and nFAULT > 2 V, the LM5170 first performs fault detection for 2 to 3 ms. During this time, the external power MOSFETs are each checked for drain-to-source short-circuit conditions. If a fault is detected, the LM5170 returns to shutdown mode and is latched in shutdown until reset through the UVLO or VCC pins. If no failure is detected, the LM5170 is ready to operate. The circuit breaker MOSFETs are turned on and the oscillator and ramp generators are activated, but the four gate drive outputs remain off until the EN1 or EN2 initiate the power delivery mode[14].
- **Power Delivery Mode:** When the UVLO pin > 2.5 V, VCC > 8.5 V, nFAULT > 2 V, EN1 or EN2 > 2 V, DIR is valid (> 2 V or < 1 V), and ISETA > 0 V, the SS capacitor is released and the LM5170 regulates the DC current at the level set at the ISETA pin[14].

2.5.1.b Bench setup and operation of the DC/DC Converter:

Although LM5170 can perform full bridge operation, we need only the half-bridge with a full current rating for our application. Figure 2.10 only the high side bridge is used for buck and boost operations. The Figure shows the typical setup to operate the DC/DC converter in the bidirectional power system environment. The combination of the Load on the High side is the Battery pack Top and on the Low side, the is Battery pack node. A current Can flow from the High side to the low side or vice versa depending on the direction. The direction of the current flow depends on the BMS algorithm. A

BMS algorithm decides which no needs to be balanced depending on batteries voltage difference.




Figure 2.10: LM5170 DC/DC Converter Operation Setup [2],[3]

2.5.1.c The operation of the DC converter is as follows (The Figure 2.10):

- Connect the High side and Low side Battery pack nodes (Low or High side could be electronics loads also).
- Apply a voltage > 2.5 V and < 6 V to the UVLO pin to release it from the shutdown mode.
- Select the EN1 or EN2 to enable the dc to dc converter output, for instance, EN1 is the output enable signal for phase1 and EN2 is the output enable signal for phase 2.
- Depending on the mode of operation Apply DIR pin voltages. Direction command input. Pulling DIR above 2 V sets the converter to buck mode, which commands the current to flow from the HV-Port to LV-Port. Pulling DIR below 1 V sets the converter to boost mode, which commands the current to flow from the LV-Port to HV-Port. If the DIR pin is left open, the LM5170 detects an invalid command and disables both phases with the MOSFET gate drivers in the low state[3, p.5].
- Use the ISETA signal to set the current.ISETA is the analog current programming pin. The inductor DC is proportional to the ISETA voltage. Use either ISETA or ISETD but not both for phase current programming. When ISETA is not used, connect a 100-pF to 0.1-µF capacitor from ISETA to AGND[3, p.5].
- If the ISETD is used, The PWM current programming pin. The inductor DC level is proportional to the PWM duty cycle. Use either ISETA or ISETD but not both for phase current programming. When ISETD is not used, short ISETD to AGND [3, p.6].

2.5.1.d Summary of the DC/DC Converter:

Although DC/DC Converter LM5170 is capable to use the dual phases, we have limited the DC/DC converter to the single phase according to the Type ii BMS DC/DC converter configuration. Depending on the user's need user can use ISETA or ISETD to setting the current flowing in the dc to dc converter. For Instance, if the user uses a microcontroller it is much more convenient to use the PWM, so the ISETD is a natural choice, If the user opts Central pc/ Labview application it is much better to use ISETA through some analog supply. Ultimately ISETD (PWM) converted to the Analog voltage to set the current.

2.5.2 Switch Matrix:

Automotive BMS applications demand sophisticated and robust switch matrices, as in the market there are no switch matrix will available according to the application. There has been specific knowledge used to pick this switching component. Switching components are more unlikely than the conventional components, such a vote for picking the switching components always registered for the high power MOSFETs because of various technological advantages over conventional electro-mechanical switches. Since the component choice is entirely left to the design engineer, it is always a good practice to design these switch matrix boards from scratch to have full control over the system. The following sections will give more insights into the switch matrix. Single or double back-to-back FETS are used for the switch matrix, back to back MOSFETS are two MOSFETs housed in a single package or externally by connecting the gates of FETs are common. The Figure 2.11 implicates one such example of a switch matrix using the back-to-back MOSFETs.

2.5.2.a The initiative understanding behind choosing the switch matrix MOSFET:

- Low Rds ON; low on-state resistance implicates that MOSFET can carry high DC with lower dissipation.
- High Blocking voltage; High blocking voltage between the drain and the source ensures the breakdown safety of the MOSFET against the full Battery pack voltage.
- Low gate area to drive the FET faster, and it cost less than the current budget for the FET's gate driver.
- Low gate drive voltage. So-and-so forth.

By analyzing the criteria mentioned in the section, the choice is made to use STD20NF06L for the switch matrix. The component specification is as follows: STD20NF06[15] is the high-power MOSFET that has been developed for automotive




Figure 2.11: Typical Mosfet switch matrix for 8 batteries [4]

applications to handle the High current with very low input gate capacitance. The FET has perfect dv/dt. STD20NF06 is DPACK package which is quite big compared to SMD package and single package dual back-to-back FET's, yet the FET is opted for because of the following benefits. The back-to-back FET arrangement is made externally as shown in Figure 2.11. for more insights into the component refer to the MOSFET Datasheet [15].

STD20NF06L Datasheet							
Symbol	Parameter	Value	Unit				
V_{ds}	Drain-source voltage	60	V				
V_{gs}	Gate-source voltage	± 18	V				
$\mid I_d \mid$	Drain current	24	A				
	(continuous) at						
	$TC = 25 \deg C$						
P_{Tot}	Total power dissipation	60	W				
	at $TC = 25 \deg C$						
$\frac{dv}{dt}$	Peak diode recovery	10	V/ns				
	voltage slope						
C_{iss}	Input capacitance VDS	660	С				
	=25 V, f=1 MHz, VGS						
	= 0 V,						
$R_{ds(on)}$	Static drain-source	@VGS = 10V,@ID =	Ω				
	on-resistanc	12A, 32					

2.5.3 Matrix Switch Gate Driver:

Modern BMS application is suffocated by the hot swapping of the Batteries for balancing. When the battery node is switched in the battery pack to balance the battery node matrix(switching circuit) the MMU will see an immense current that is flowing from the battery [16]. when the switch matrix is switched to a particular node of the battery pack. The battery Node will be directly connected to the output node of the DC/DC converter (The low side of the DC/DC Converter refers to the circuit 4.6 @low side), which will be having reservoir capacitor that will sink an immense amount of the current from the battery in very short time this will cause switching FET to burn, so it essential to switch FET very carefully. such technique is called "Hot Swap". "Hot Swap" is FET switching technique Figure 2.11, more often used in live power switch applications. The technique allows the gate driver circuit to monitor the current flowing through the switch circuit by the input sense resistance. By any chance Hot swap circuit doesn't allow the rapid surge of the load current in the switch circuit [16].

2.5.3.a LTC4231:

LTC4231 is an Analog Device Inc Micro power hot-swap controller that is employed to face circuit board insertion and abrupt live power supply. An internal high-side switch driver controls the gate of an external N-channel MOSFET. Back-to-back MOSFETs can be used for reverse supply protection down to –40V [16].

The LTC4231 provides a debounce delay and allows the GATE to be ramped up at

an adjustable rate. After startup, the LTC4231's quiescent current drops to 4μA during normal operation with output active. UVL, UVH, OV, and GNDSW monitor overvoltage and Undervoltage periodically, keeping total quiescent current low. Pulling SHDN low shuts down the LTC4231 and the quiescent current drops to 0.3μA.

During an overcurrent fault, the LTC4231 actively limits current while running an adjustable timer [16]. The LTC4231-1 remains off after a current fault while the LTC4231-2 automatically reapplies power after a cool-down period[16].

A typical circuit diagram and the operational waveforms of the LTC4231 are described in the Figure 4.8. For more technical details refer to the ADI LTC4231 datasheet [16].

2.5.3.b Inrush Current Control by LTC4231:

In most, automotive applications keeping the inrush current low and in control is essential to avoid catastrophic damage to the switching circuits. LTC4231 takes a golden hand in controlling the inrush current by startup method (Timer Delay varying). The equations 2.6 implicate the Inrush current controlled by the LTC, the Inrush current highly depends on the gate capacitance of the switch, and the output capacitance of the DC/DC capacitance (load Capacitance C_L). A capacitor C_G of the Gate to the GND can be used to control the gate voltage slew rate for the Inrush current in the Switch.

$$I_{InRsush} = \frac{C_L}{C_G} \times 10\mu A \tag{2.6}$$

The V_{GATE} of the switch raise with the slope of $10\mu A/C_G$. Once V_{GATE} crosses the




Figure 2.12: Inrush Control by Limiting V_{GATE} Slew

Vth, status goes high impedance. see the figure 2.12 which explains the Inrush current protection when the $\Delta V_{Th(GATE)}$ crosses the gate voltage threshold.

The Design Example in the Chapter4 explains, how to pick the design parameters to design the inrush current limit and gate driver, please follow. LTC4231 holds a wide

range of advantages compared to the gate driver that is available in the market such Wide Operating Voltage Range: 2.7V to 36V, Reverse Supply Protection to –40V n Adjustable Analog Current Limit with Circuit Breaker n Automatic Retry or Latchoff on Current Fault n Overvoltage and Undervoltage Monitoring n Controls Single or Back-to-Back N-Channel MOSFETs [16]. By considering all the facts we have picked the LTC4321 as the gate driver for the switch matrix.

2.5.4 Current Sense:

As elaborated in the BMS architecture High precision current sensors are used to monitor the BMS Currents. The currents are mainly monitored by the sensor charging current that is entering through the Battery pack Top and balancing current that is entering or leaving from the DC to Dc convert to the Balancing node from Battery pack TOP.

For Inventvm active balancing BMS application, The team has selected INA238 Current sensor from Texas instruments. The chapter(Current and Voltage Synchronization for BMS application) gives an extensive explanation for choosing the INA238[17] and the application.

2.5.5 Wireless Communication Hardware:

The Bed Rock Idea behind the Inventvm active balancing BMS is to make the BMS architecture in the Wireless Communication Environment. The wireless communication architecture will reduce the immense pain of hard wires for communication in modern smart EVs. The Wireless Communication picked for the project is the Bluetooth stack, Chapter 1 takes the privilege to explain the Bluetooth Hardware choosing criteria, and design the proprietary Bluetooth solution for the projects. The BLUeNRG-355MC[6] and the Nordic[7] are the Bluetooth solutions employed in the project.

2.6 Summary of Chapter 2

The initial phase of the chapter 2 summarizes the different topologies of the BMS active balancing, more or less, many of the topologies remained on the shelf, because of the less robustness and clumsy implementation. The proposed topology 2.8 for the BMS active balancing is inherited from topology *Type IIa* and topology *Type IIb*. Currently, by using the proposed methodology 2.8, we can successfully perform the active balancing for batteries. The active balancing BMS architecture 2.9 will give a much broader view in this chapter 2, but in this architecture 2.9, I have not discussed how to calculate the SoC and SoH but following Chapters (SoC and SoH calculation chapter not yet updated) will give more extravagance on the SoC and SoH calculation and synchronization methods of the voltage and current. I have succeeded in explaining most of the BMS hardware

except the current sensors because I have dedicated a separate chapter to explaining the current acquisition and synchronization(Current and Voltage synchronization chapter not yet updated) of the measurements.

Chapter 3

Synchronization of Current and Voltage Measurements for Calculating the SoC

3.1 Current Sensing

To address the difficulties of creating an accurate current-measurement circuit for cost-effective applications, designers have a variety of choices at their disposal. The best flexibility is provided by using general-purpose operational amplifiers (op amps) or analog-to-digital converters (ADCs), they could be standalone or embedded in a microcontroller (MCU). While also leveraging a wide range of tailored components that are specifically made for current sensing but also address challenges in a specific way [18]. Shunt resistors(Kelvin method) and/or hall sensors are the two methods more widely used methods in automotive BMS applications to measure the battery pack current(Charging/Discharging and Balancing current). The integrated solutions for measuring current is more preferable, to secure the space and power constraints in automotive applications. The following sections will give more insights into the current sense methods.

3.1.1 Hall Effect Current Sensors

"The Hall effect is the creation of a voltage difference (the Hall voltage) across an electrical conductor that is transverse to an applied magnetic field perpendicular to the

current and an electric current in the conductor". Well, that is a bit of a more scientific and deep mathematical explanation of the Hall effect. If I take a little leverage to explain the Hall effect in the nomenclature The Current flow in the conductor causes to induce magnetic flux inside the magnetic core, these fluxes also turn out a small potential, which can be called hall voltage. The Hall voltage dropped across the coil (Magnetic) is directionally proportional to the current flowing in the conductor. A galvanically isolated Hall effect current sensor capable of DC or AC measurement with high accuracy, excellent linearity, and temperature stability[19]. Let us explore hall sensors with some typical examples in the BMS such as the TMCS1107xx [19] series from the TI are the most popular and competitive galvanic solutions for measuring the current.

3.1.1.a TMCS1107xx Sensors :

The TMCS1107-Q1 is a galvanically isolated Hall effect current sensor with high accuracy, great linearity, and temperature stability for measuring DC or AC currents. A signal chain with low drift and temperature compensation offers a 3% full-scale error over the device temperature range.

A magnetic field is created by the input current flowing through an internal 1.8-m conductor, which is monitored by an integrated Hall-effect sensor. This topology reduces design complexity and does away with external concentrators. Reduced conductor resistance decreases thermal and power loss. A 420-V lifetime working voltage and a 3-kV RMS minimal isolation between the current path and circuitry are provided by inherent galvanic insulation. Transient immunity and high common-mode rejection are made possible by integrated electrical shielding.

The output voltage is proportional to the input current. Fixed sensitivity minimizes ratiometry errors and enhances supply noise rejection, enabling the TMCS1107-Q1 to run from a single 3-V to 5.5-V power supply. When current enters the positive input pin, it is regarded as having a positive polarity. There are options for both unidirectional and bidirectional sensing.

Input current to the TMCS1107-Q1 passes through the isolated side of the package lead frame through the IN+ and IN- pins. The current flow through the package generates a magnetic field that is proportional to the input current and measured by a galvanically isolated, precision, Hall sensor IC. As a result of the electrostatic shielding on the Hall, sensor die, only the magnetic field generated by the input current is measured, thus limiting input voltage switching pass-through to the circuitry[19].




Figure 3.1: TMCS1107xx Hall sensor Block diagram

Chapter Synchronization of	Current and	Voltage N	Measurements	for	Calculating	the	Soc
Chapter Syntem Onization Of	Current and	ronuzen	vicusui einenis .	OI	Caicaiaing	uuc	$\mathcal{D}\mathcal{U}$

Chapter 4

Misellaneous

4.1 Chapter 1

4.1.0.a BLUeNRG-355mc BLE module Layout :




Figure 4.1: BLUeNRG-355mc BLE Module Layout

Chapter 4 Misellaneous




Figure 4.2: BLUeNRG-355mc BLE Module Layout

4.1.0.b Nordic nrf52840 BLE module Layout :




Figure 4.3: Nordic nrf52840 BLE module Layout

4.2 Chapter 2

4.2.0.a Design Example for the LTC4321 Gate Driver:

As Design takes the following specifications for the Figure 4.8 application circuit. The application is rated for a max battery pack voltage of 24V at 5A, $C_L = 100 \mu F$. UV raising=23V, UV falling = 22V, OV rising = 26V.

Sense Resistor:

$$R_{sense} = \frac{\Delta V_{sense(CB)(MIN)}}{I_{Inrush}} = \frac{(47mV)}{(2A)} = (23.5m\Omega)$$
 (4.1)

Misellaneous Chapter 4




Figure 4.4: Nordic nrf52840 BLE module Layout

Use RSENSE = $22.5m\Omega$ for margin. Worst case analog current limit:

$$I_{LIMIT(MIN)} = \frac{\Delta V_{sense(ACL)(MIN)}}{R_{sense}} = \frac{(65mV)}{(23.5m\Omega)} = (2.89A)$$
(4.2)

$$I_{LIMIT(MAX)} = \frac{\Delta V_{sense(ACL)(MAX)}}{R_{sense}} = \frac{(90mV)}{(23.5m\Omega)} = (4A)$$
 (4.3)

Calculate the worst-case time it takes to charge up CL analog current limit:

$$t_{CHARGE(MAX)} = \frac{C_L \times V_{IN}}{I_{LIMIT(MIN)}} = \frac{(100\mu F \times 24V)}{(2.89A)} = (0.9ms)$$
(4.4)

For inrush control using analog current limit, $t_{CHARGE(MAX)}$ must be less than the circuit breaker delay (tCB) for a proper start-up [16].

The worst-case power dissipation in MOSFET M1 occurs "

$$P_{DISS} = V_{IN} \times I_{LIMIT(MAX)} = (24V \times 4A) = (96W)$$
 (4.5)

during a severe overcurrent fault when the current is controlled by analog current limit for the duration of tCB:

$$C_T = \frac{t_{Cb}}{24V} = \frac{(2mS)}{(24V)} = (82nF)$$
 (4.6)

If a low inrush current ($<\Delta V_{SENSE(CB)}$) is preferred, refer to the Figure 4.8 application circuit which uses a gate capacitor CG to limit the inrush current. Choose IINRUSH = 0.5A which is set using C_G [16]:

$$C_G = \frac{C_l \times 10\mu A}{I_{Inrush}} = \frac{(100\mu F \times 10\mu A)}{(2.89A)} = (20nF)$$
 (4.7)




Figure 4.5: BLUeNRG-355mc BLE Complete Schematic

The time to charge up CL with 0.5A is:

$$t_{CHARGE(MAX)} = \frac{C_L \times V_{IN}}{I_{Inrush}} = \frac{(100\mu F \times 24V)}{(0.5A)} = (48ms)$$
 (4.8)

The average power dissipation in the MOSFET M1 during this start-up is:

$$P_{DISS} = V_{IN} \times I_{LIMIT(MAX)} = (24V \times 0.5A) = (6W)$$
 (4.9)

Misellaneous Chapter 4






Figure 4.6: Typical Bidirectional circuit of the LM5170

--

Chapter 4 Misellaneous








Figure 4.7: STD20NF06L Application typical circuit and package

Misellaneous Chapter 4

Battery Hot Swap with Reverse Protection Power-Up Waveforms V_{OUT} 24V 2A SMAJ24CA Si7164DP $22.5 \text{m}\Omega$ Si5410DU CONTACT BOUNCE ŀŢ 20V/DIV 220µF GATE SENSE GATE 20V/DIV **₹**20k 1020k IN SOURCE UVL **STATUS** 24V **\$**1.65k SOURCE LTC4231 20V/DIV UVH I_{LOAD} 5A/DIV **€**4.22k 0٧ $\overline{\text{SHDN}}$ 10ms/DIV **₹**32.4k **GNDSW** TIMER GND 180nF

Figure 4.8: LTC4231 Application circuit and the Operational waveform






Figure 4.9: Type Ib Active Balancing Circuit

Chapter 4 Misellaneous





(a) Single operation bidirectional buck-boost converter (Low-side)

(b) Single operation bidirectional buck-boost converter (High-side)

Figure 4.10: Typical Schematics of the Low side and High Side buck-boost Converter

Bibliography

- [1] N. B. Applications, "An11994qn908x ble antenna design guide," *NXP Annual Conference journals*, vol. Rev 1.0, June 2017. [Online]. Available: https://www.nxp.com/docs/en/nxp/application-notes/AN11994
- [2] T. d. Shaurya, "Designing anaccurate multifunction li-ion battery-testing solution," *TI DC/DC switching regulator applications*, vol. Rev 1.0, September 2020. [Online]. Available: https://www.ti.com/lit/wp/slpy010/slpy010.pdf
- [3] SNVU543A, "Lm5170-q1 evm user guide," *TI APIs Automation Integration forum*, vol. Rev 1.0, November 2016. [Online]. Available: https://www.ti.com/lit/ug/snvu543a/snvu543a.pdf
- [4] M. Räber, "New active charge balancing methods and algorithms for lithium-ion battery systems," Ph.D. dissertation, Université de Haute-Alsace, 24-Jan-2019. [Online]. Available: https://doi.org/10.21256/zhaw-17244
- [5] G. T. Tapan Pattnayak, "Antenna design and rf layout guidelines," *Cypress Conference journals*. [Online]. Available: http://www.cypress.com/go/AN91445
- [6] S. microelectronics application team, "Evaluation platform based on the bluenrg-355mc system-on-chip," *STM IoT Applications*, vol. REv 2.0, no. STEVAL-IDB011V2, 2021. [Online]. Available: https://www.st.com/en/evaluation-tools/steval-idb011v2.html
- [7] N. application team, "nrf52840 system-on-chip multiprotocol bluetooth 5.3 soc supporting bluetooth low energy, bluetooth mesh, nfc, thread and zigbee," *Nordic Applicatin guides*, vol. REv 3.0, no. nRF52840. [Online]. Available: https://www.nordicsemi.com/Products/nRF52840
- [8] N. software team, "nrf5 sdk v17.1.0," *Nordic software stack guides*, vol. REv 17.1.0, no. nRF5 SDK, 2022/07/28. [Online]. Available: www.nordicsemi.com/eng/Products/Bluetooth-low-energy/nRF5-SDK
- [9] . Cheuk Yin Cheung, 1 Joseph S. M. Yuen and S. W. Y. Mung, "Miniaturized printed inverted-f antenna for internet of things: Adesign on pcb with a meandering line

BIBLIOGRAPHY BIBLIOGRAPHY

- and shorting strip," *Hindawi International Journal of Antennas and Propagation*, 26 March 2018. [Online]. Available: https://doi.org/10.1155/2018/5172960
- [10] N. B. Applications, "Ble antenna design guide," NXP Annual Conference journals, May 2018. [Online]. Available: https://www.nxp.com/docs/en/user-guide/UM10992
- [11] S. microelectronics application team, "Bluenrg-355mc system-on-chip steval-idb011v2 bill of materials," *STM IoT Applications*, vol. REv 2.0, no. STEVAL-IDB011V2, 2021. [Online]. Available: https://www.st.com/en/evaluation-tools/steval-idb011v2 bom
- [12] O. Losito, V. Dimiccoli, and D. Barletta, "Meander-line inverted f antenna designed using a transmission line model," in *The 8th European Conference on Antennas and Propagation (EuCAP 2014)*, 2014, pp. 1370–1373.
- [13] R. Kanan, "Compact double meandered line inverted-f antenna for outdoor parking wireless car detector," in *2014 IEEE Asia Pacific Conference on Wireless and Mobile*, 2014, pp. 30–35.
- [14] SNVSAQ6D, "Lm5170 multiphase bidirectional current controller," *TI DC/DC switching regulator products*, vol. Rev 2.0, November 2016. [Online]. Available: https://www.ti.com/lit/ds/symlink/lm5170.pdf
- [15] S. Applications, "Std20nf06l datasheet," *ST PowerManagement and Discrete Components*, vol. Rev 1.0, 29 Apr 2022. [Online]. Available: https://www.st.com/en/power-transistors/std20nf06l.html#documentation
- [16] A. Applications, "Ltc4231 micropower hot swap controller," *ADI and LT PMIC*, vol. Rev B, 2018. [Online]. Available: https://www.analog.com/media/en/technical-documentation/data-sheets/LTC4231.pdf
- [17] SLY025A, "Ina238 85-v, 16-bit, high-precision power monitor with i2c interface," *TI Current/Voltage/Power Monitors*, vol. Rev 2.0, MAY 2022. [Online]. Available: https://www.ti.com/lit/ds/slys025a/slys025a.pdf
- [18] T. M. applications, "Simplifying current sensing, "how to design with current sense amplifiers"," *TI Current Sensing Sensors for BMS*, vol. Rev 2.0, 2019. [Online]. Available: https://www.ti.com/lit/eb/slyy154a/slyy154a.pdf
- [19] SBOSA71, "Tmcs1107-q1 aec-q100, 3with ±420-v working voltag," *TI Current Sensing Sensors for BMS*, vol. Rev 1.0, JULY 2021. [Online]. Available: https://www.ti.com/lit/eb/slyy154a/slyy154a.pdf