

## Minimization of switching functions

### Karnaugh map (K-map) method

Systematic method of simplifying the Boolean expressions

K-map is a chart or a graph, composed of an arrangement of adjacent cells, each representing a particular combination of variables in sum or product form.

- \* it is tedious for problems involving 5 or more variables
- for n variable function  $\rightarrow$   $2^n$  possible combinations of products in SOP form
- $2^m$  possible comb. of terms in POS form.

two variable K-map

$$2^2 = 4 \text{ cells / squares}$$

three

"

"

$$2^3 = 8 \text{ cells / squares}$$

four

"

"

$$2^4 = 16 \text{ cells / squares and so on.}$$

SOP sum (OR) of products (AND) form / min term  
POS product (AND) of sum (OR) form / max term.

for simplicity min terms and max terms are usually kept as binary words in terms of 0s and 1s. instead of actual variables.

$$m_7, m_6, m_5, m_4, m_3, m_2, m_1, m_0$$

$M, M_0, M_1, M_2 \dots$

Two variable K-map

$2^2 = 4$  possible combination of the input variables  $A$  &  $B$

$\bar{A}\bar{B}, \bar{A}B, A\bar{B}$  and  $AB$  (in the SOP form) is called a minterm

$\bar{A}\bar{B} = m_0, \bar{A}B = m_1, A\bar{B} = m_2, AB = m_3$

$$f = \bar{A}\bar{B} + \bar{A}B + A\bar{B} + AB$$

$$F = m_0 + m_2 + m_3 = \sum m(0, 2, 3)$$

Truth-table

Minterm	Inputs	Output
	A B	f
0	0 0	1
1	0 1	0
2	1 0	1
3	1 1	1

Maping  $\Rightarrow$  SOP expressions.

A	B	0	1
0	$\bar{A}\bar{B}$	$\bar{A}B$	
1	$A\bar{B}$	$AB$	

$$\sum_m (0, 2, 3) \quad A \begin{array}{c} \diagdown \\ B \end{array} \begin{matrix} 0 & 1 \\ \hline 1 & 0 \\ 1 & 1 \\ 1 & 1 \end{matrix}$$

Ques

Map the expression  $f = \overline{A}\overline{B} + A\overline{B}$

$$f = m_1 + m_2$$

$$= \sum m(1, 2)$$

		A	B
		0	1
0	0	0	1
	1	1	0

K-map of  $\sum m(1, 2)$ .

Minimization of SOP expressions

$\overline{A}\overline{B}$  and  $\overline{A}B$

The necessary (but not sufficient) condition for adjacency of minterms is that their decimal designations must differ by or power of 2.

$$m_0 \text{ and } m_1, \quad f_1 = m_0 + m_1 = \bar{A}\bar{B} + \bar{A}B = \bar{A}(\bar{B} + B) = \bar{A}$$

$$m_0 \text{ and } m_2, \quad f_2 = m_0 + m_2 = \bar{A}\bar{B} + A\bar{B} = \bar{B}(\bar{A} + A) = \bar{B}$$

$$m_1 \text{ and } m_3, \quad f_3 = m_1 + m_3 = \bar{A}B + A\bar{B} = (\bar{A} + A)\bar{B} = \bar{B}$$
$$= A$$

$$m_2 \text{ and } m_3, \quad f_4 =$$

$$m_0, m_1, m_2 \text{ and } m_3, \quad f_5 = m_0 + m_1 + m_2 + m_3$$

$$= \bar{A}\bar{B} + \bar{A}B + A\bar{B} + AB$$

$$= \bar{A}(\bar{B} + B) + A(\bar{B} + B)$$

$$= \bar{A} + A = 1.$$


$$f_1 = \overline{A} \quad \begin{matrix} f_1 & B & 0 & 1 \\ A & 0 & 1 & 0 \\ \hline 1 & 0 & 0 & 0 \end{matrix}$$

$$f_2 = \overline{B} \quad \begin{matrix} f_2 & B & 0 & 1 \\ A & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 0 \end{matrix}$$

$$f_3 = \overline{AB} \quad \begin{matrix} f_3 & B & 0 & 1 \\ A & 0 & 1 & 0 \\ \hline 1 & 1 & 0 & 0 \end{matrix}$$

columnwise  
2 - variables  
Quad

$$f_4 = \overline{A}\overline{B} + \overline{A}B + A\overline{B} + AB$$



## Mapping of POS exp.

- \* Each sum term in the standard POS expression is called a MAXTERM.
- \* A func<sup>n</sup> in two variables ( $A, B$ ) has possible 4 mors.


$$(A+B), (A+\bar{B}), (\bar{A}+B), (\bar{A}+\bar{B})$$



Non complemented variable = 0  
complemented variable = 1

0's are placed in  
- the squares corresponding  
to the max terms which  
are present in the  
expression

Two variable K-map




Ans




Plot the expression  $f = ((A+B)(\bar{A}+B)(\bar{A}+\bar{B}))$  on the K-map

$$f = ((A+B)(\bar{A}+B)(\bar{A}+\bar{B}))$$

= POS



Minimization of pos exp.




$$\begin{aligned}f_1 &= \pi M(0, 1) & f_2 &= \pi M(1, 3) & f_3 &= 0 = \pi M(0, 1, 2, 3) \\&= A & & & &= \overline{B}\end{aligned}$$


Ans Reduce the expression  $f = (A+B)(A+\overline{B})(\overline{A}+\overline{B})$  using mapping

Ans:

$$f = \pi M(0, 1, 3)$$




$$f = \overline{B} - \overline{B}, \quad f = (\overline{A})(\overline{B})$$



Reduced form.

Corresponding SOP expression is  $\sum m_2 A \bar{B}$ .



Three-variable K-map

A function in 3-variables ( $A, B, C$ )  $\equiv$  SOP form.

A	B	C	<u>80P</u>	minterms.	Maxterms	<u>pos</u>
0	0	0	$\rightarrow \bar{A}\bar{B}\bar{C}$	$m_0$	$M_0 \rightarrow (A + B + C)$	
1	0	0	$\rightarrow \bar{A}\bar{B}C$	$m_1$	$M_1 \rightarrow (A + B + \bar{C})$	
2	0	1	$\rightarrow \bar{A}BC$	$m_2$	$M_2 \rightarrow (A + \bar{B} + C)$	
3	0	1	$\rightarrow \bar{A}B\bar{C}$	$m_3$	$M_3 \rightarrow (A + \bar{B} + \bar{C})$	
4	1	0	$\rightarrow A\bar{B}C$	$m_4$	$M_4 \rightarrow (\bar{A} + B + C)$	
5	1	0	$\rightarrow A\bar{B}\bar{C}$	$m_5$	$M_5 \rightarrow (\bar{A} + B + \bar{C})$	
6	1	1	$\rightarrow ABC$	$m_6$	$M_6 \rightarrow (\bar{A} + \bar{B} + C)$	
7	1	1	$\rightarrow ABC$	$m_7$	$M_7 \rightarrow (\bar{A} + \bar{B} + \bar{C})$	

A 3-variable K-map will have  $2^3 = 8$  squares or cells.

A	BC	00	01	11	10
0	$\bar{A}\bar{B}\bar{C}$ (m <sub>0</sub> )	$\bar{A}\bar{B}C$ (m <sub>1</sub> )	$\bar{A}B\bar{C}$ (m <sub>2</sub> )	$\bar{A}B\bar{C}$ (m <sub>3</sub> )	$\bar{A}\bar{B}\bar{C}$ (m <sub>4</sub> )
1	$A\bar{B}\bar{C}$ (m <sub>5</sub> )	$A\bar{B}C$ (m <sub>6</sub> )	$AB\bar{C}$ (m <sub>7</sub> )	$ABC$ (m <sub>8</sub> )	$A\bar{B}C$ (m <sub>9</sub> )

minimales

maximals.

Quers

$$f = \bar{A}\bar{B}C + A\bar{B}C + \bar{A}\bar{B}\bar{C} + AB\bar{C} + ABC$$

A	BC	00	01	11	10
0	$\bar{m}_1$	$m_5$	$m_2$	$m_6$	$m_7$
1	$m_0$	$1$	$3$	$1$	$2$

Ques

$$f = (A + \overline{B} + C) \overline{(A + B + \overline{C})} \overline{(A + \overline{B} + \overline{C})} (A + \overline{B} + \overline{C}) \overline{(A + \overline{B} + C)}$$

	$A$	$BC$	00	01	11	10
0			0	0	1	1
1			1	1	0	0

Minimization of SOP and POS expressions

Combining  $\rightarrow$  these adjacent squares in a K-map conlument LS or LOS for the purpose of simplification of a SOP (or POS) form is called looping


Pani - 2, Quad - 4, Octo - 8

Ques  $f = m_0 + m_1 + m_2 + m_3 = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C$

$$= \bar{A}\bar{B}(\bar{C} + C) + \bar{A}B(\bar{C} + C)$$

$$= \bar{A}\bar{B} + \bar{A}B = \bar{A}(\bar{B} + B) = \bar{A}$$



Ans  $f = \sum m(0, 2, 3, 4, 5, 6)$  reduce and implement



Normal SOP expression

$$\text{from } f_{\text{min}} = \overline{A}\overline{B} + \overline{A}B + \overline{C} = \overline{A}\overline{B} + \overline{A}B + \overline{C} = \overline{A}\overline{B} \cdot \overline{A}B \cdot \overline{C}$$

$$= \overline{\overline{A}\overline{B}} \cdot \overline{\overline{A}\overline{B}} \cdot C$$



(c) NAND logic

Ques: Reduce the exp.  $f = \prod M(0, 1, 2, 3, 4, 7)$  using mapping and implement it in AOI logic and in NOR logic.

$AOI \rightarrow \text{AND-OR-INVERT logic.}$

$$f = BC \quad 00 \quad 01 \quad 11 \quad 10$$

$$A \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1$$

$$1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0$$

$$A \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1$$

$$(B+C)$$

$$(\bar{B}+\bar{C})$$

$$f = (B+C)(\bar{B}+\bar{C})A.$$

$$\text{from } f_{\min} = (B+C)(\bar{B}+\bar{C})A = \overline{(B+C)(\bar{B}+\bar{C})A}$$

$$= \overline{(B+C)} + (\bar{B}+\bar{C}) + \overline{A}$$

$$B =$$



$$C =$$

$$\bar{B} =$$

$$\bar{C} =$$

$$f$$

A01 logic




Ques  $f = \sum m(1, 2, 4, 6, 7)$  and implement using universal gates.

$$f = \prod M(0, 3, 5) \quad (\text{POS})$$

SOP


$$f = \prod M(0, 3, 5) \quad (\text{POS})$$

NOR



$$f_{\min} = A\bar{C} + A\bar{B} + B\bar{C} + \bar{B}\bar{C}$$

$$f_{\min} = (A + B + C)(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})$$



logic diagram.

Four Variable K-map

$(A, B, C, D)$  can have  $2^4 = 16$  possible combinations of values.

$$\begin{array}{l} \text{A B C D} \rightarrow m_0 \\ \bar{\text{A}} \bar{\text{B}} \bar{\text{C}} \bar{\text{D}} \rightarrow m_1 \end{array}$$


---


$$\begin{array}{l} \text{A} + \text{B} + \text{C} + \text{D} \rightarrow M_0 \\ \text{A} + \text{B} + \text{C} + \bar{\text{D}} \rightarrow M_1 \end{array}$$

$$+ B + C + D \rightarrow M_0$$

$$A + B + C + D \rightarrow M_1$$

10 of 10

$$\begin{array}{l} \text{A B C D} \\ \overline{\text{A B C D}} \\ \hline \end{array} \rightarrow m_1$$

Mo

$\rightarrow$

1

$$A B C D \rightarrow m_{15}$$

1000 0111 10

$\overline{ABCE}$	$\overline{ABC}\overline{D}$	$\overline{A}\overline{BCD}$	$\overline{ABC}\overline{E}$
-------------------	------------------------------	------------------------------	------------------------------

1	ABCD	ABCD	ABCD	ABCD
2	ABCD	ABCD	ABCD	ABCD
3	ABCD	ABCD	ABCD	ABCD
4	ABCD	ABCD	ABCD	ABCD

$$\overline{ABCD} = \overline{A}\overline{B}\overline{C}\overline{D}$$

12 13 14

ABCD	rise by 8	ABCD	rise by 11
------	-----------	------	------------

$$AB \xrightarrow{10} 00$$

10

$$\Delta = \left| A + B + C + D \right| - A + B + C$$

$$+\overline{D} \quad \vdots \quad A+B+\overline{C}+D \quad | \quad A+B+\overline{C}+D$$

GO ON

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

$$\frac{O(1)}{A + \bar{B} - C + D_1} \quad A + B +$$

$$H_2C + \text{Br}_2 \rightarrow H_2 + C + Br_2$$

$$\bar{A} + \bar{B} + C + D_2, \quad \bar{A} + \bar{B} + C$$

$$= +\overline{D}_{13} \quad \overline{A} + \overline{B} + \overline{C} + \overline{D}_{15} \quad \overline{A} + \overline{B} + \overline{C} + \overline{D}_{17}$$

$$D = \overline{A} + B + C$$

$$A + B + C + D = \overline{A} + \overline{B} + \overline{C} + \overline{D}$$


10. 8 5 2 8 9

10/10


Ques: Reduce using mapping and implement the real minimal expression in universal logic.

Sol:

$$f = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$$



$$f = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$$




5-quads

$\overline{A}B$

$A\overline{B}$

$\overline{A}\overline{B}$




3-quads

$f_{min}$

$$f_{min} = B'D + \overline{A}D + AC$$


$$\overline{f_{min}} = \overline{\overline{BD} + \overline{AD} + \overline{AC}}$$



$f_{min}$

$$f_{min} = \overline{\overline{BD} \cdot \overline{AD} \cdot \overline{AC}}$$

$r$



pos & NOR implementation  $\rightarrow$   $\overline{\overline{f_{min}}}$

$\equiv$

Observ


$$f = \sum_m(0, 2, 4, 6, 7, 8, 10, 12, 13, 15)$$

$$pos \quad f = \prod M(1, 3, 5, 9, 11, 14)$$

$AB \quad CD$

00	00	01	11	10
01	10	-	3	2
11	12	4	5	1
10	13	6	7	8
01	14	9	10	11
11	15	12	13	14
10	16	1	2	3

$$f_{un} \Rightarrow \overline{CD} + \overline{BD} + ABD + BCD$$





SOP minimal expression


$$f_{un} = \overline{A}\overline{D} + \overline{B}\overline{D} + ABD + BCD$$

SOP minimal function

$$f_{un} =$$

$$f_{un} = \overline{AD} + \overline{BD} + ABC\overline{C} + BCD$$





\* Prime Implicants, essential Prime Implicants - Redundant Prime Implicants and Selective prime implicants.



Each square or rectangle made up of bunch of adjacent min terms is called a SUBCUBE.

Each of these subcubes is called a prime implicant (PI).

The prime implicants which contain atleast one 1 which cannot be covered by other prime implicant is called an ESSENTIAL PRIME IMPICANT (EPI)


The prime implicant whose each 1 is covered at least by one EPI is called a redundant prime implicant (RPI).

A prime implicant which is neither an essential prime implicant nor a redundant prime implicant is called a selective prime implicant (SPI).



Q

$$f(A, B, C, D) = \sum m(0, 4, 5, 10, 11, 13, 15)$$



SPI  
B̄C̄D

EPI  
ĀC̄D

EPI  
ĀB̄C

- " Minimal SOP form of a func" need not be unique "
- " The minimal SOP form is obtained by including two EPIs and

Selecting a set of RPs to cover the remaining SPI, (5, 13, 15)

(a) (4, 5) and (13, 15)  $\rightarrow \overline{AB}\overline{C} + A\overline{B}D$

(b) (5, 13) and (13, 15)  $\rightarrow B\overline{C}D + A\overline{B}D$

(c) (5, 13) and (15, 11)  $\rightarrow B\overline{C}D + A\overline{C}D$

$$F(A, B, C, D) = \overline{A}\overline{C}\overline{D} + A\overline{B}C + \overline{A} \quad \left. \begin{array}{l} \\ + \end{array} \right\} \text{This func' has three different} \\ \text{MSF form.}$$

~~False Prime Implicants; Essential False Prime Implicants, Redundant False prime Implicants and Selective False Prime Implicants~~

The markems one called as "False Minterms".

The func<sup>n</sup>  $F(A, B, C, D) = \sum_m (0, 1, 2, 3, 4, 8, 12)$

$$= \overline{\Pi} M(5, 6, 7, 9, 10, 11, 13, 14, 15)$$

$A\bar{B}$  \  $\bar{C}\bar{D}$  00 01 11 10

$$EFPI, (\bar{B} + \bar{D})$$


$$EFPI, (\bar{B} + \bar{C})$$

$$EFPI, (\bar{A} + \bar{C})$$

$$EFPI, (\bar{A} + \bar{D})$$

$$F_{min} = (\bar{B} + \bar{C})(\bar{A} + \bar{C})(\bar{A} + \bar{D})(\bar{B} + \bar{D})$$

$A_2$        $\overline{A_2}$        $00$        $01$        $11$        $10$        $\leftarrow$        $R F P!$



five variable K-map

$$F(A, B, C, D, E) = 2^S = \underline{\underline{32}} \text{ possible comb.}$$

$$\begin{array}{c} \overline{A}\overline{B}\overline{C}\overline{D}\overline{E}, \quad \overline{A}\overline{B}\overline{C}\overline{D}E, \dots, ABCDE. \\ \downarrow \qquad \qquad \qquad \downarrow \\ m_0 \qquad \qquad \qquad m_{31} \end{array}$$

$A + B + C + D + E$ ,  $A + B + C + \bar{D} + \bar{E}$ ,  $\dots$ ,  $\bar{A} + \bar{B} + \bar{C} + \bar{D} + \bar{E}$  pos.

$\downarrow$

$M_0$


$M_1$

$M_{31}$

O

Bc

1



2 - sq., 4 - sq., 8 - sq., 16 sq., 32 - sq.

A B C D E  
0

## Don't Care Combinations

The value of  $o/p$  is unspecified because the  $i/p$  combination are invalid or because the precise value of the  $o/p$  is of no consequence.

A	B	C	$o/p$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	X
1	0	1	X
1	1	0	X
1	1	1	X

$\overbrace{\hspace{10em}}$  → don't care comb's  
 $\overbrace{\hspace{10em}}$  → unspecified

A B C D

0 0 0 0

0 0 0 1

0 0 1 0

1 1 0 1

1 1 1 0

1 1 1 1

} don't care

Invalid combinations in excess-3 code

8421 code

1 0 1 0  
1 0 1 1  
1 1 0 0  
1 1 0 1  
1 1 1 0  
1 1 1 1

X, d or p → don't care cond.


Ques Reduce the expression  $f = \overline{2}m(1, 5, 6, 12, 13, 14) + d(2, 4)$  and implement the real minimal expression in universal logic.

(Q)

The given expression written the pos form is


$$f = \overline{\Pi} M(0, 3, 7, 8, 9, 10, 11, 15) \cdot \Pi d(2, 4)$$

AB	CD	00	01	11	10
00	00	0	1	3	X <sub>2</sub>
01	01	0	1	5	X <sub>2</sub>
11	11	1	3	7	X <sub>2</sub>
10	00	8	9	11	10



$$\text{fmin} = B\bar{C} + B\bar{D} + \bar{A}\bar{C}D$$

SOP K-map.




$$\text{fmin} = (B+D)(\bar{A}+B)(\bar{C}+\bar{D})$$

$$\text{fmin} = \overline{(B+D)(\bar{A}+B)(\bar{C}+\bar{D})}$$

$$\text{fmin} = B\bar{C} + B\bar{D} + \bar{A}\bar{C}D$$

$$f_{min} = \overline{(\overline{B}+D)} + (\overline{\overline{A}}+B) + (\overline{C}+\overline{D})$$



NOR logic.

Ques

Minimize the following expressions using K-map

a)  $F(A, B, C, D) = \sum m(1, 4, 7, 10, 13) + \sum d(5, 14, 15)$

b)  $F(A, B, C, D) = \sum_m (4, 5, 7, 12, 14, 15) + \sum_d (3, 8, 10)$

c)  $F(A, B, C, D) = \sum_m (1, 3, 7, 11, 15) + \sum_d (0, 2, 5)$

d)  $F(A, B, C, D) = \sum_m (0, 1, 2, 3, 4, 5) + d(10, 11, 12, 13, 14, 15)$

Ques: Q) Design a logic circuit using minimum no. of basic gates

for  $f = \overline{ABC\bar{D}} + \overline{AB\bar{C}D} + \overline{\bar{A}\bar{B}CD} + \overline{AB\bar{C}\bar{D}}$

$$+ \overline{ABC\bar{D}} + \overline{ABC\bar{D}} + A\overline{B\bar{C}D} + AB\overline{C\bar{D}} + A\overline{B\bar{C}D} + ABC\overline{D}$$

⑥ Reduce the following exp.  $F = BA + \overline{AB} + AB$

③ Find the D/P of a 4-variable K-map when all the cells are filled with logic LOW.

④ Indicate the essential false prime implicants in the K-map for part ③.

Minimization of multiple D/P circuits.

$$\begin{array}{c} f_1(A, B, C) = \sum m(0, 1, 2, 5, 6, 7) \\ f_2(A, B, C) = \sum m(2, 4, 5, 6) \\ \text{complement set} \end{array}$$

A  
B  
C

Ques  
Minimize and implement the following multiple O/P func'

$$\cdot f_1 = \sum m(1, 2, 3, 6, 8, 12, 14, 15)$$

$$f_2 = \prod M(0, 4, 9, 10, 11, 14, 15)$$

$$\cdot f_2 = \sum m(1, 2, 3, 5, 6, 7, 8, 12, 13)$$

First form a function  $f$  with the minterms common to both the functions, i.e.,  $f = \underline{f_1 \cdot f_2}$

$$f = f_1 \cdot f_2 = \sum m(1, 2, 3, 6, 8, 12)$$

$$f_1 \setminus_{AB} \begin{matrix} 00 & 01 & 11 & 10 \end{matrix}$$

00

01

11

10

	0	1	1	1
0	1	1	1	1
1	1	1	1	1
10	1	1	1	1
11	1	1	1	1
12	1	1	1	1
13	1	1	1	1
14	1	1	1	1
15	1	1	1	1
16	1	1	1	1
17	1	1	1	1
18	1	1	1	1
19	1	1	1	1
20	1	1	1	1

$$f_2 \setminus_{AB} \begin{matrix} 00 & 01 & 11 & 10 \end{matrix}$$

00

01

11

10

	1	1	1	1
0	1	1	1	1
1	1	1	1	1
10	1	1	1	1
11	1	1	1	1
12	1	1	1	1
13	1	1	1	1
14	1	1	1	1
15	1	1	1	1
16	1	1	1	1
17	1	1	1	1
18	1	1	1	1
19	1	1	1	1
20	1	1	1	1

$$f_3 \setminus_{AB} \begin{matrix} 00 & 01 & 11 & 10 \end{matrix}$$

00

01

11

10

	1	1	1	1
0	1	1	1	1
1	1	1	1	1
10	1	1	1	1
11	1	1	1	1
12	1	1	1	1
13	1	1	1	1
14	1	1	1	1
15	1	1	1	1
16	1	1	1	1
17	1	1	1	1
18	1	1	1	1
19	1	1	1	1
20	1	1	1	1


$$f_1 = A\bar{C}\bar{D} + \bar{A}C\bar{D} + \bar{A}\bar{B}\bar{D}$$

$$+ ABC$$

$$f_2 = A\bar{C}\bar{D} + \bar{A}C\bar{D} + B\bar{C}\bar{D}$$

$$+ \bar{A}D$$

$$f = A\bar{C}\bar{D} + \bar{A}\bar{B}D + \bar{A}CD$$



$f_{1\text{min}}$

$f_{2\text{min}}$

$f_{3\text{min}}$

Ques Minize the following multiple obj func<sup>n</sup>

$$f_1 = \sum_m (0, 2, 6, 10, 11, 12, 13) + d(3, 4, 5, 14, 15)$$

$$f_2 = \sum_m (1, 2, 6, 7, 8, 13, 14, 15) + d(3, 5, 12)$$

Generating minima

$$\begin{array}{c|ccc} f_1 & f_2 & f = f_1 \cdot f_2 \\ \hline 0 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 0 & x & 0 \\ \hline 1 & x & 0 \\ x & 1 & 1 \\ x & 1 & 1 \\ x & & x \end{array}$$

## Limitations of karnaugh ( $k$ )-map -

- Tedious beyond 7 or more variables
- Manual technique and simplification process is heavily dependent on the human abilities.
- It cannot be programmed.

Quine and McCluskey method / Tabular method to simplify  
a Boolean expressions:

## Implementation of logic functions -

- ① Two-level implementation:

Each  $i/p$  has to pass through only two gates to reach the  $o/p$  this is called as two-level implementation.

Both SOP & POS form result in two level logic

AND & OR gates or only NAND or only NOR

The implementation of Boolean exp. with only NAND gates requires "the sum" in SOP form  
 $\text{NOR} \longrightarrow \text{POS}$

$$F = AB + CD$$

④ AND-OR logic and ⑤ NAND-NAND logic


$$F = AB + CD$$

| Level 1 |


$$\bar{F} = \overline{AB + CD}$$

| Level 2 |

$$F = \overline{\overline{AB} \cdot \overline{CD}}$$



AND - OR gates




$$f = \overline{A} + \overline{B}$$

$$\bar{f} = \overline{A \cdot B}$$

$$f = \overline{A \cdot B}$$

NAND gates



NAND gates

The implementation of the function


$$F = X\bar{Y} + \bar{X}Y + Z$$

# AND-OR logic and NAND-NAND logic

$$F = X\bar{Y} + \bar{X}Y + Z$$

$$\overline{\overline{F}} = \overline{\overline{X\bar{Y}}} + \overline{\overline{\bar{X}Y}} + \overline{Z}$$

$$= \overline{X\bar{Y}} \cdot \overline{\bar{X}Y} \cdot \overline{Z}$$



AND-OR gates

NAND gates



NAND gates

The implementation of Boolean exp with only NOR gates requires that the func' be in pos form.


$$F = (A + B) \cdot (\bar{C} + \bar{D})$$

① OR - AND and ② NOR-NOR logic

$$\bar{A} = A$$



$$\left\{ \begin{array}{l} \bar{F} = \overline{\overline{X} \cdot \overline{Y}} \\ F = X + Y \end{array} \right.$$




$$\begin{aligned}
 F &= \overline{\overline{X} \cdot \overline{Y}} \\
 &= \overline{\overline{X} + \overline{Y}} \\
 &= \overline{\overline{X}} \cdot \overline{\overline{Y}} \\
 &= \overline{X} + \overline{Y}
 \end{aligned}$$

NOR - NOR Implementation

$$F = (A + \bar{B})(\bar{A} + B) C$$

Ⓐ OR-AND logic Ⓛ NOR logic




NOR - NOR logic.

## NONDEGENERATE FORMS

i.e AND, OR, NAND and NOR

16 possible combinations when we assign one type of gate  
to one level and other type of gate to other level.

Non degenerate forms are as follows



## 4-bit parallel subtractor


Note Title

6/8/2021

$A - (\bar{B}) \rightleftharpoons$  2's complement of  $B$  and add with  $A$ .

$$A = A_4 A_3 A_2 A_1$$

$$B = B_4 B_3 B_2 B_1$$



Logic diagram of a 4-bit parallel subtractor

## Binary adder - subtrahör


including X-OR gate with each full adder

A	B	XOR
0	0	0
0	1	1
1	0	1
1	1	0

When  $M \neq 0$   
 $B + 0 = B$

$$M=1$$

$$M=1$$



$A - B = A + \overline{B}$


$$A - B = A + (\overline{1}'s \text{ comp.} \oplus \overline{B} + 1)$$

Logic diagram of a 4-bit binary adder - Subtractor

Carry look-ahead Adder (CLA)

- 1) Carry generate
- 2) Carry propagation func.

$$\begin{array}{l} A = \\ \quad A_0 \dots A_1 A_3 A_2 A_1 \\ B = \\ \quad B_0 \dots B_4 B_3 B_2 B_1 \end{array}$$



A full adder (nth stage of a parallel adder)

$$\text{Coul} = A \cdot B + (A \oplus B) C$$

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

X-OR

$$(A \oplus B) C_m.$$

$$S_n = A_n \oplus B_n \oplus C_n = P_n \oplus C_n$$

where  $P_n = \underline{A_n \oplus B_n}$

$$C_n = C_{n+1} = G_n + P_n \cdot C_n \quad \text{where } G_n = A_n \cdot B_n$$

$$C_1 = G_0 + P_0 \cdot C_0 \quad \text{---} \quad \textcircled{1}$$

$$C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$

$$C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

$$C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 (G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0)$$


$$= G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

for any  $n^{\text{th}}$  stage

$$C_n = G_{n-1} + P_{n-1} \cdot G_{n-2} + P_{n-1} \cdot P_{n-2} \cdot G_{n-3} + \dots + P_{n-1} \cdots P_0 \cdot C_0$$

Thm 3






$$\begin{aligned}
 C_1 &= C_0 + P_0 C_0 \\
 C_2 &= C_1 + P_1 C_0 + P_1 P_0 C_0 \\
 C_3 &= C_2 + P_2 C_1 + P_2 P_1 C_0 + \\
 &\quad P_2 P_1 P_0 C_0 \\
 C_4 &= C_3 + P_3 C_2 + P_3 P_2 C_1 + \\
 &\quad P_3 P_2 P_1 C_0 + P_3 P_2 P_1 P_0 C_0
 \end{aligned}$$

$$\frac{P_1}{G_1, G_2} : \frac{P_1, P_2, P_3, P_4}{G_1, G_2, G_3, G_4}$$

1-bit full adder  
#A83



Decimal adders

two ifp decimal digits

$$\textcircled{A} = A_3 \ A_2 \ A_1 \ A_0 \quad \textcircled{B} = B_3 \ B_2 \ B_1 \ B_0$$

$$A_3 \ A_2 \ A_1 \ A_0 = A^e(0-9)$$
$$B_3 \ B_2 \ B_1 \ B_0 = B_e(0-9)$$

BCD

8421

$P \ Q \ R \ S \leftarrow 1$

Binary

$A^e(0-9)$

$B_e(0-9)$

Coul-

(carry to next decade)

adder

← carry from previous decade

$L_3 \ L_2 \ L_1 \ L_0$

sum decimal digit


$8 + 4 + 2 + 1$

8421 (BCD) code / Natural BCD code

each decimal digit

0 - 9

coded by 7  
(4bit-binaryno.)



$$\cancel{K} + \cancel{P_3} \cancel{P_2} + \cancel{P_3} P_1 = K \pm P_3(P_2 + P_1) - 1$$

0 0 0  
0 0 1  
1 1 1

0 1 1 0 should be added to the sum, to produce proper BCD result. This will also produce a carry to be added to the next decimal position.

$$\underline{110011 + 00110 = 11001}$$


① Add two 4-bit BCD code groups, using straight binary addition

② If the OF is  $\geq 9$  (1001), if it true then add 110 (decimal 6) to this sum and generate a carry to the next decimal position.

$\rightarrow 1$

$$0\ 1010 + 0110 = \underline{\underline{1\ 0000}}$$

Conf



Code converters /

4-bit binary to Gray code

4-bit binary



$B_3 \cdot B_2 \cdot B_1 \cdot B_0$

0 0 0 0  
0 0 0 1  
0 0 1 0  
0 1 0 0


4-bit Gray

$G_3 \cdot G_2 \cdot G_1 \cdot G_0$

0 0 0 0  
0 0 0 1  
0 0 1 0  
0 1 0 0




1	1	0	0	1	0	0
1	1	0	1	1	0	1
1	1	0	0	1	0	1
1	1	1	1	1	0	0
1	1	1	0	1	0	0



$$\begin{aligned}
 & Q_0 = B_3 \\
 & Q_1 = B_2 \oplus B_1 \\
 & Q_2 = B_3 \oplus B_2 \\
 & Q_3 = B_3 \oplus B_0
 \end{aligned}$$

Draw K-map



4-bit Binary to Gray code converter

Design 4-bit Gray to Binary CC

- Binary to BCD CC
- BCD to XS-3 CC
- BCD to Gray CC



## Comparators



1-bit comparator

$$A = A_0, \quad B = B_0$$

A	B	L	E	G
0	0	0	1	0
0	1	1	0	0
1	0	0	1	0
1	1	1	0	1


$$\begin{aligned} L &: (A < B) = \bar{A}B \\ E &: (A = B) = A \oplus B \\ G &: (A > B) = A\bar{B} \end{aligned}$$

Truth Table

X-NOR      A    B    o/p

→	0	0	1
	0	1	0
	1	0	0

Concidence gate.



Logic diagram

2-bit comparator

$$A_E = A_1 A_0^{\leftarrow LSB} \quad A = A_1 A_0, \quad B = B_1 B_0$$

Inputs

$$A_1 \quad A_0 \quad B_1 \quad B_0 \quad G \quad E \quad L$$

① If

$A_1 = 1$  and  $B_1 = 0$ , then  $A > B$ .

② If

$A_1 = B_1$  and

$A_0 = 1$  and  $B_0 = 0$

$$\begin{matrix} 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & -1 & -1 \\ 0 & 1 & 0 & 0 \\ 0 & -1 & 0 & -1 \end{matrix}$$

then  $A > B$ :  
 $G(A > B) = A_1 \overline{B}_1 + (A_1 \odot B_1) A_0 \overline{B}_0$

$\checkmark$  ~~if~~


$A_1 = 0$  and  $B_1 = 1$ , then  $A < B$

② If  $A_1 = B_1$  and  $A_0 = 0$  and  $B_0 = 1$   
 then  $A < B$

$$L(A < B) = \overline{A}_1 B_1 + (A_1 \odot B_1) \overline{A}_0 B_0$$

When  $A = B$ ,  $A_1 = B_1$  and  $A_0 = B_0$

$$E(A=B) = (A_1 \odot B_1)(A_0 \odot B_0)$$



$$A = A_{m-1} \ A_{n-2} \ \dots \ A_1 \ A_0,$$

$$\beta = \beta_{n-1} \beta_{n-2} \dots \beta_1 \beta_0$$

A<sub>i</sub>    B<sub>i</sub>

Organization of 1-bit-comparator


1-bit comp is a 5-input, 3-output n/w.

$A_i$	$B_i$	$C_i$	$E_i^o$	$L_i^o$	$G_{i+1}^o$	$E_{i+1}^o$	$L_{i+1}^o$	Tabelle							
0	0	0	0	0	-	-	-	1	0	0	0	0	-	-	-
0	0	0	0	1	0	0	1	1	0	0	0	1	0	0	0
0	0	0	1	0	0	1	0	1	0	0	1	0	1	0	0
0	0	0	1	1	-	-	-	1	0	0	1	0	1	0	0
0	0	1	0	0	1	0	0	0	0	1	0	0	1	0	0
0	0	1	0	1	-	-	-	0	0	1	0	1	0	0	0
0	0	1	1	0	-	-	-	1	0	0	1	0	1	0	0
0	0	1	1	1	-	-	-	1	0	1	1	0	-	-	-
0	1	0	0	0	-	-	-	1	0	1	1	0	-	-	-
0	1	0	0	1	0	0	0	1	0	1	0	1	-	-	-
0	1	0	1	1	-	-	-	1	0	0	0	0	-	-	-
0	1	1	0	0	0	1	0	0	0	0	0	1	0	0	0
0	1	1	1	0	-	-	-	1	0	1	1	0	-	-	-
0	1	1	1	1	-	-	-	1	0	0	1	0	-	-	-
1	1	1	1	1	-	-	-	1	0	0	0	0	-	-	-
1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	0
1	1	1	1	1	1	1	1	1	0	0	1	0	1	0	0
1	1	1	1	1	1	1	1	1	1	0	0	1	0	1	0
1	1	1	1	1	1	1	1	1	1	0	0	1	0	1	0

$$G_{i+1} = A_i \bar{B}_i + A_i G_i + \bar{B}_i G_i$$


$$E_{i+1} = \bar{A}_i \bar{B}_i \bar{E}_i + A_i B_i E_i$$

$$L_{i+1} = \bar{A}_i B_i + B_i L_i + \bar{A}_i L_i$$



Decoders

$n - \underbrace{\text{to } -2^n \text{ line decoder}}$



Am  $n - m - 2^n$  line denoted.


Inputs	$x_0$	$x_1$	$x_2$	$x_3$	$x_4$	$x_5$	$x_6$
$\bar{x}_0$	0	0	0	1	0	0	0
$\bar{x}_1$	0	0	1	0	1	0	0
$\bar{x}_2$	0	1	0	0	0	1	0
$\bar{x}_3$	0	1	0	0	0	0	1
$\bar{x}_4$	0	0	0	0	0	0	0
$\bar{x}_5$	1	0	0	0	0	0	0
$\bar{x}_6$	1	0	1	0	0	0	0

$$\begin{aligned}
 Z_0 &= \bar{x}_2 \bar{x}_4 \bar{x}_6 = m_0 \\
 Z_1 &= \bar{x}_2 \bar{x}_1 x_0 = m_1 \\
 Z_2 &= \bar{x}_2 x_1 \bar{x}_6 = m_2 \\
 Z_3 &= \bar{x}_2 x_4 \bar{x}_6 = m_3 \\
 Z_4 &= x_2 \bar{x}_4 \bar{x}_6 = m_4 \\
 Z_5 &= x_2 x_4 x_0 = m_5 \\
 Z_6 &= x_2 x_4 \bar{x}_6 = m_6 \\
 Z_7 &= x_2 x_4 x_0 = m_7
 \end{aligned}$$

Minimum generator

$$\sqrt{f_1(x_2, x_1, x_0)} = \sum_{m=1}^5 (1, 2, 4, 5)$$

$$\sqrt{f_2(x_2, x_1, x_0)} = \sum_{m=1}^7 (1, 5, 7)$$



Ques



$$f_1(x_2, x_4, x_0) = \sum m(0, 1, 3, 4, 5, 6)$$

$$\bar{f}_1(x_2, x_4, x_0) = \sum m(2, 7)$$

$$f_2(\underbrace{x_2, x_4}_{1}, \underbrace{x_0}_{0}) = \sum m(1, 2, 3, 4, 6)$$

$$\bar{f}_2(x_2, x_4, x_0) = \sum m(0, 5, 7)$$

$$n = 10 - 2^m$$



$f_1$

$\overline{f}_1 = f_1 = \sum m(2, 7)$

$f_2$

$\overline{f}_2 = f_2 = \sum m(0, 5, 7)$

complementing above


exp: using

DeMorgan's law

$\overline{f}_1 = f_1 = \sum m(2, 7)$


7432


2-input OR



Ques

$$f_1(x_2, x_4, x_6) = \overline{TM}(0, 1, 3, 5) = \Sigma m(2, 4, 6, 7)$$
$$f_2(x_2, x_4, x_6) = \overline{TM}(1, 3, 6, 7) = \Sigma m(0, 2, 4, 5)$$





(a) Using output OR gates

$n \times 2^n$  decoders are constructed using NAND gates

$$z_0 = \frac{\bar{x}_2 - \bar{x}_1}{\bar{x}_0}$$


$$= x_2 + x_4 + x_6 = m_0$$


$$Z_1 = x_2 + x_1 + \bar{x}_0 = M_1$$

$$z_3 = x_2 + \bar{x}_4 + \bar{x}_6 = m_3$$

$$\bar{x}^- = \bar{x}_2 + x_1 + \bar{x}_0 = m_5^-$$


$$Z_6 = x_2 + x_4 + x_6 = m_6$$





$$z_7 = \overline{x_2} \overline{x_4} \overline{x_6} = \overline{x_2} + \overline{x_4} + \overline{x_6} = m_7$$

$$f_1 = \overline{\text{TM}(0, 1, 3, 4, 7)} \\ f_2 = \overline{\text{TM}(1, 2, 3, 4, 5, 6)} \\ f_1(x_2, x_4, x_0) = \overline{\text{TM}(2, 5, 6)} \\ f_2(x_2, x_4, x_0) = \overline{\text{TM}(0, 7)}$$



Decoders with an Enable input.

enable input  $E$ ,  $\bar{E}$

$2 \times 4$  decoder

Input output


Compressed  
table

$E$	$x_1$	$x_0$	$Z_0$	$Z_1$	$Z_2$	$Z_3$	$\underline{x_0}$	$\underline{x_1}$
0	X	X	0	0	0	0	0	0
1	0	0	1	0	0	0	1	0
1	0	1	0	1	0	0	0	1
1	1	0	0	0	1	0	1	0
1	1	1	0	0	0	1	1	1

$$Z_0 = \overline{x_1} \overline{x_0} E \quad Z_1 = x_1 \overline{x_0} E$$

format

$$Z_2 = x_1 x_0 E \quad Z_3 = x_1 x_0 \bar{E}$$




NAND gate  $2 \times 1$  dec


Impulso  $\bar{E}$   $x_0$   $x_1$   $x_2$   $x_3$

Output  $\bar{z}_1$   $\bar{z}_2$   $\bar{z}_3$

0	0	0	0	0	1	1	1
0	0	1	1	1	0	1	1
0	1	0	1	1	1	0	1
0	1	1	1	1	1	0	1
1	X	X	1	1	1	1	1



Decoders will enable us one way to construct larger decoders & make decoders



$$\begin{array}{c|ccccc} x_0 & 2x_4 & 0 & \bar{x}_3 & \bar{x}_2 & \bar{x}_1 & \bar{x}_0 \\ x_4 & 0 & 1 & -x_3 & -x_2 & -x_1 & -x_0 \\ \hline 1 & & & x_3 & x_2 & x_1 & x_0 \\ 2 & & & \bar{x}_3 & \bar{x}_2 & \bar{x}_1 & \bar{x}_0 \end{array}$$

0 2  
0 x

1 0  
- c

27

Logic - I

$$\begin{cases} x_0 = 0 \\ x_1 = \frac{2xy}{1 - \text{dec}} \end{cases}$$

$$\bar{x}_3 \ x_2 \ \bar{x}_4 \ x_0$$

1

$$x_0 = 0.2 \text{ xy } 0$$

$$x_3 \ x_2 \ x_4 \ x_6$$

$$\begin{matrix} x_3 \\ x_2 \end{matrix}$$

— 0  
C —

$$x_0 = 0.2x_{10}$$

$$\begin{array}{l} -x_3x_2x_4x_0 \\ -x_3x_2\bar{x}_4x_0 \\ x_3x_2x_4x_0 \end{array}$$

## Combinational logic implementation

$2^n$  minterms for  $n$  input variables

$3 \times 8$

$$m = \text{func}^n$$

$$\overline{\overline{f_1}} \quad \overline{\overline{f_2}} \\ \equiv \\ m=2$$


Any "combi" func will  $n$  inputs and  $m$  outputs can be implemented  
with an  $n$  to  $2^n$  decoder and  $m$  OR gates

We need Boolean func<sup>n</sup> to be expressed in SOP or minterm

Full adder


$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + AB{C_{in}} = A \oplus B \oplus C = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC{in} = AB + (\bar{A} \oplus B)C_{in} = \sum m(3, 5, 6, 7)$$




Logic diagram of a full adder using a decoder

Implement 4 X 16 decoder using 3 X 8 decoders (two decoders)



1	1	0	1	$D_{13}$
1	1	1	0	$D_{14}$
1	1	1	1	$D_{15}$


### BCD to Seven - segment Decoders



seven seg. display

LED, LCD

letters used to designate the segment



Seven-segment code

decimal digit				8 - 4 - 2 - 1 BCD						
A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	0	0
1	0	0	0	1	0	1	1	0	0	0
2	0	0	1	0	1	1	0	1	0	1
3	0	0	1	1	1	1	1	0	0	1
4	0	1	0	0	1	1	1	0	0	1
5	0	1	0	1	0	1	0	0	1	1
6	0	1	1	0	1	0	1	0	1	1
7	0	1	1	1	1	1	1	0	0	0
8	1	0	0	0	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	1	1

$$f_9 = \sum m(0, 1, 2, 3, 4, 7, 8, 9) + \bar{m} \sum m(10, 11, 12, 13, 14, 15)$$

$$\begin{array}{c} \text{A}_3 \text{ A}_2 \\ \text{A}_1 \text{ A}_0 \end{array} \quad \left( \begin{array}{ccccc} 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 0 & 1 & 2 \\ 1 & 1 & 1 & 0 & 6 \\ 1 & 0 & -1 & 1 & 4 \\ -1 & 0 & 1 & 1 & 3 \\ -1 & 1 & 1 & 1 & 2 \\ -1 & 0 & 1 & 1 & 1 \end{array} \right)$$

$$b = \bar{A}_2 + \bar{A}_1 \bar{A}_0 + A_1 A_0$$

$$B C D \quad i / \rho \quad \left\{ \begin{array}{l} g - 4 - 2^{-1} \\ \hline A_3 \\ A_2 \\ A_1 \\ A_0 \end{array} \right\} = \boxed{\begin{array}{c} a \\ b \\ c \\ d \\ e \\ f \\ g \end{array}}$$

$$\begin{array}{c} a = \\ b = \\ c = \\ d = \end{array}$$

## Encoders

Note Title

Conversion of binary information from one form to another.

Reverse of decoders. ( $n \times 2^n$ )

Encoders ( $2^n \times n$ ) if P lines  $\geq$  O/P lines.

$$\text{input} \left\{ \begin{array}{c} 0 \\ \vdots \\ 2^n \times n \\ \vdots \\ 1 \end{array} \right\} = \left\{ \begin{array}{c} 0 \\ \vdots \\ \text{encoders} \\ \vdots \\ 1 \end{array} \right\} = \text{output}$$

$$\left[ \begin{array}{c} \vdots \\ 2^{n-1} \\ \vdots \\ \vdots \\ 1 \end{array} \right] \left[ \begin{array}{c} \vdots \\ n-1 \\ \vdots \\ \vdots \\ 0 \end{array} \right]$$

A  $2^n \times n$  encoder symbol

## Octal - to Binary Encoder

(8 line to 3 line encoder)

$$2^n = \frac{8}{3} (0-7)$$

$$n = \underline{\underline{3}}$$

~~3~~

Octal  
D<sub>0</sub> D<sub>1</sub> D<sub>2</sub> D<sub>3</sub> D<sub>4</sub> D<sub>5</sub> D<sub>6</sub> D<sub>7</sub>

Octal	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0
3	0	0	0	1	0	0	0	0
4	0	0	0	0	1	0	0	0
5	0	0	0	0	0	1	0	0
6	0	0	0	0	0	0	1	0
7	0	0	0	0	0	0	0	1

Primary  
 $A = A_2A_1A_0$

$$A_2 = D_7 + D_5 + D_6 + D_7$$


$$A_1 = D_2 + D_3 + D_4 + D_7$$

$$A_0 = D_1 + D_2 + D_5 + D_7$$

$$A_2 = 1 \text{ if } D_7 \text{ OR } D_5 \text{ OR } D_7$$


$$D_6 \text{ OR } D_7$$

Truth table



Priority encoder


Logic diagram of octal-to-binary encoder



## 4-bit priority encoder

$$V = D_0 + D_1 + D_2 + D_3$$

Inputs				Outputs			
$D_0$	$D_1$	$D_2$	$D_3$	A	B	V	
0	0	0	0	X	X	0	
1	0	0	0	0	0	1	
X	1	0	0	0	1	1	
X	X	1	0	1	1	1	
X	X	X	1	1	1	1	
condensed truth table							




$$A = D_3 + D_2$$

K-map for A.


Inputs				Outputs			
$D_0$	$D_1$	$D_2$	$D_3$	A	B	V	
0	1	0	0	X	X	0	
1	0	1	0	0	0	1	
0	0	1	0	0	1	1	
1	0	0	1	1	1	1	
1	1	0	0	1	1	1	
1	1	1	0	1	1	1	
1	1	1	1	1	1	1	

$$A=1$$




$$A=1$$

Inputs				Outputs			
$D_0$	$D_1$	$D_2$	$D_3$	A	B	V	
0	0	0	0	X	X	0	
1	0	0	0	0	0	1	
X	1	0	0	0	1	1	
X	X	1	0	1	1	1	
X	X	X	1	1	1	1	
condensed truth table							



$$A=1$$

Inputs				Outputs			
$D_0$	$D_1$	$D_2$	$D_3$	A	B	V	
0	1	0	0	X	X	0	
1	0	1	0	0	0	1	
0	0	1	0	0	1	1	
1	0	0	1	1	1	1	
1	1	0	0	1	1	1	
1	1	1	0	1	1	1	
1	1	1	1	1	1	1	




$$A=1$$




$$B = D_1 \bar{D}_2 + D_3$$

$$Y = D_3 + D_2 + D_1 + D_0$$



K-map for B -



Logic dig.

Up-bit priority encoder

Decimal - h - BCD priority encoder

1. W

## Multiplexers (MUX)

MUX

MUX

Multiplexing means sharing.


Multiplexing  $\leftarrow$  time.

functional diagram of a digital multiplexer.

Multiplexer / Data selector

i/p

i/p



Output  $\rightarrow$

$\rightarrow$  Do

$$\textcircled{1} \quad Z = D_0 \quad (\text{Select } 1/0 \perp) \\ Z = D_1 \quad (\quad 4 \quad 4 \quad 2)$$


$$Z = D_2 \quad (\quad n \quad \uparrow \quad 3)$$



Select i/p

## Basic 2-input multiplexer

data inputs  $D_0$  &  $D_1$ , data select input  $S$   
output  $Z$




S Logic diagram





## Basic 2 - input multiplexer

Sharing time & frequency domain.



$$2 \cdot \text{ifp} \text{ multiplexer} = n \rightarrow 2^n = m$$




$$\text{multiplexer } Z = \bar{S} D_0 + S D_1$$

$$2 \times 4 \times 1, 8 \times 1, 32 \times 1$$

## The 4-input multiplexer

$$2^n = 4 \Rightarrow n = 2$$

Select input      Output




$\uparrow S_1 \uparrow S_0$

$$\text{decide } \begin{cases} S_1 \\ S_0 \end{cases} \quad \begin{cases} D_0 \\ D_1 \\ D_2 \\ D_3 \end{cases}$$

$$x = \overline{S}_1 \overline{S}_0 D_0 + \overline{S}_1 S_0 D_1 + S_1 \overline{S}_0 D_2 + S_1 S_0 D_3$$

74157	2x1	4
74153	dual 4x1 MUX	

2:1, 4:1, 8:1, 32:1




4 - input multiplexer .


**A**dditional line is called enable, or strobe line is to

provide greater flexibility as in the case of a decoder.

$$4:1 \leftarrow O/P \quad m = 2^n \Rightarrow n = \log_2 m$$



Select lines



E	$S_1$	$S_0$	$I_0$	$I_1$	$I_2$	$I_3$	f
0	X	X	X	X	X	X	0
1	0	0	0	0	1	0	1
1	0	0	1	X	X	X	0
1	0	1	X	1	X	X	1
1	0	1	X	0	X	X	0
1	1	0	X	X	1	X	1
1	1	0	X	X	0	X	1
1	1	1	X	X	0	X	1
1	1	1	X	X	1	X	1
1	1	1	X	X	1	X	1

compressed truth table for 4x1 line  
multiplexer

function table for a 4x1  
line MUX

E	$S_1$	$S_0$	f
0	X	X	0
1	0	0	$I_0$
0	0	1	$I_1$
1	1	0	$I_2$
1	1	1	$I_3$

$$f = (I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0) E$$

Constancy

16 - to - 1 MUX using 4x1 MUX

卷之九

169

Data lines : 16  
Select lines : 4  
Output line : 1

$$D = \overline{I_0}, \overline{I_1}, \overline{I_2}, \dots, \overline{I_{15}}$$

A hand-drawn sketch of a rectangular container. The front face is a rectangle with a curved top edge. Four vertical lines extend upwards from the top corners of the rectangle, representing handles or supports.

4x1 MUX




16x1 MUX  
16:1 MUX  
16-to-1 MUX

16

I<sub>1</sub> I<sub>2</sub> I<sub>3</sub> I<sub>4</sub>

S<sub>3</sub> S<sub>2</sub> S<sub>1</sub> S<sub>0</sub>


f T<sub>1</sub> T<sub>2</sub> T<sub>3</sub> T<sub>4</sub> T<sub>5</sub> T<sub>6</sub> T<sub>7</sub> T<sub>8</sub>



The 16 - input MUX from two  $8 \times 1$  MUX

I/P lines := 16, O/P = 1  
I/P lines := 8, O/P = 1  
Select lines = 4

6/17/2021



## Applications of muxes

Various applications in digital systems of all types.

- data selection
- data ranking
- operation sequencing
- parallel to serial conversion.
- waveform generation
- logic function generation.

## Logic function generator

A MUX can be used in place of logic gates to implement a logic expression.



$$f = \sum m(1, 2, 5, 9) = \underline{a} \underline{b} \underline{c} \underline{d} + \underline{a} \underline{b} \underline{c} \underline{d} +$$

$$\bar{a}b\bar{c}d + \bar{a}\bar{b}\bar{c}d$$

D<sub>5</sub>

7422 - OR


f = 1



Steps  
 ① Construct a truth table for the function to be implemented.

② Connect logic 1 to each data input of the MUX corresponding to each combination of the input variables.

Ques: Use a MUX to implement the logic func<sup>n</sup>  $F = A \oplus B \oplus C$ .  
Sol: There are 3 IP variables  $\therefore$  we need  $2^3 \times 1$  MUX  $\equiv 8 \times 1$  MUX



$A, B, C \rightarrow \text{Binary language}$

$$F = A \oplus B \oplus C$$

$\oplus$

$\rightarrow 0, 1^*$

0

1

$\bar{A} \quad A$

$\bar{A} \quad A$

$\bar{B} \quad B$

$\bar{B} \quad B$

$\bar{C} \quad C$

$\bar{C} \quad C$

$F = m=3$

$D_1$

$D_2$

$D_3$

$D_4$

$D_5$

$D_6$

$D_7$

$D_8$

$D_9$

$D_{10}$

$$F = \overline{\bar{A}\bar{B}C} + \overline{\bar{A}B\bar{C}} + \overline{A\bar{B}\bar{C}} + A\bar{B}C$$

$\equiv$

$\checkmark$

$\checkmark$


$\checkmark$

$\checkmark$

$\checkmark$



A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1





Ques Implement the following func" using  $8 \times 1$  MUX

Note Title

6/18/2021

$$F(x, y, z) = \sum m(0, 2, 3, 5)$$



$$F = \bar{x}\bar{y}\bar{z} + \bar{x}y\bar{z} + \bar{x}yz + xy\bar{z}$$

In general, a multiplexer with  $n$ -data select IPs can implement any function of  $(n+1)$  variables

The key to this design is to use just  $n$  variables if we func<sup>n</sup> as the select IPs and to use the least significant IP variable and its complement to dene some of the data IPs.

If we assume single variable D, each data IP to the MUX will be  $\underline{D}, \underline{\overline{D}}, \underline{1}, \underline{0}$ .

$\rightarrow \underline{\underline{A}}, \underline{\underline{B}}, \underline{\underline{C}}, \underline{\underline{D}}$

Ques Use a multiplexer having 3 data select ips to implement the logic for the function given below. Also realize the same using  $6 \times 1$  mux

$$F = \sum m(0, 1, 2, 3, 4, 10, 11, 14, 15)$$

The given func' is of four variables

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0


$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$S_2$	$S_1$	$S_0$	$F$
A	B	C	D
0	0	0	0
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1		



use a  $4 \times 1$  MUX to implement  $F(A, B, C) = \sum m(1, 2, 4, 7)$   
3 i/p variable



MUX implementation

Ques

Implement the func'

$$F(a, b, c) = \underline{\overline{ab}} + \underline{\overline{bc}}$$

want 4x1 mux

$$\begin{aligned} F(a, b, c) &= ab(c + \bar{c}) + (\bar{a} + \bar{b})\bar{b}c \\ &= abc + ab\bar{c} + \bar{a}\bar{b}c + \bar{a}\bar{b}\bar{c} \end{aligned}$$

$$= \sum_m(1, 5, 6, 7)$$

$S_2$	$S_1$	$S_0$		
A	B	C	F	
0	0	0	0	$F = C$
0	0	1	1	
0	1	0	0	$F = 0$
0	1	1	0	
1	0	0	0	$F = C$
1	0	1	1	
1	1	0	1	
1	1	1	1	$F = 1$


$$\begin{bmatrix} C \\ 0 \\ C \\ 1 \end{bmatrix} \xrightarrow[4 \times 1]{\text{mux}} F$$

$$\begin{bmatrix} S_2 & S_1 \\ A & B \end{bmatrix}$$

Demultiplexers (Data distributors)

$$2^n \times 1 \rightarrow \text{MUX}$$

$$1 \times 2^n \rightarrow \text{DEMUX}$$




1 line to 4 line Demultiplexer

Select code		Output			
$S_1$	$S_0$	$O_3$	$O_2$	$O_1$	$O_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Truth table of 1x4 DEMUX

$$\begin{aligned}O_0 &= \bar{D} S_1 \bar{S}_0 \\O_1 &= D \bar{S}_1 S_0 \\O_2 &= D S_1 \bar{S}_0 \\O_3 &= D S_1 S_0\end{aligned}$$



Ques Implement  $f(x_1, y_1, z) = \sum m(0, 2, 3, 5)$


Note Title

6/19/2021

Select lines 8:1 MUX

8:1 MUX

Implement 4:1 MUX



0

0

1

0

1

1

0

1

0

1

0

1

0

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

0

1

0

1

0

1

0

1

0

1

0

1

0

0

1

0

1

0

1

0

1

0

1

0

1

0

0

1

0

1

0

1

0

1

0

1

0

1

0

0

1

0

1

0

1

0

1

0

1

0

1

0

0

1

0

1

0

1

0

1

0

1

0


1

0

0

x  
y  
z

x  
y  
z



$y, I_0, y, 3$  are select lines

$I_0 \quad I_1 \quad I_2 \quad I_3$

$\bar{y}_3 \quad y_3 \quad \bar{y}_3 \quad y_3$

$x \quad 0 \quad 1 \quad 2 \quad 3$

$4 \quad 5 \quad 6 \quad 7$

$\bar{x} \quad x \quad \bar{x} \quad x$

$I_0 \quad I_1 \quad I_2 \quad I_3$

$\bar{x}\bar{x} \quad x\bar{x} \quad x\bar{x}$

$$\begin{array}{c|ccccc} & y & 3 & f \\ \hline 0 & 0 & 0 & I_0 \\ 0 & 1 & 0 & I_1 \\ 1 & 0 & 1 & I_2 \\ 1 & 1 & 1 & I_3 \end{array}$$


$$\begin{array}{c|ccccc} & y & 3 & f \\ \hline 0 & 0 & 0 & I_0 \\ 0 & 1 & 0 & I_1 \\ 1 & 0 & 1 & I_2 \\ 1 & 1 & 1 & I_3 \end{array}$$

$$\begin{array}{c|ccccc} & y & 3 & f \\ \hline 0 & 0 & 1 & 4 & 5 \\ 2 & 3 & 6 & 7 & \bar{y} \end{array}$$

Page No. \_\_\_\_\_

$$\begin{pmatrix} S_1 & S_0 \\ x & z \end{pmatrix} f$$

$$\begin{pmatrix} 0 & 0 \\ 0 & 1 \end{pmatrix} \begin{pmatrix} I_0 \\ I_1 \\ I_2 \\ I_3 \end{pmatrix}$$



Implement using  $2 \times 1$  MUX

Select lines := 1  
 $\frac{1}{P}$  lines := 2  
 $\frac{0}{P}$  lines := 1


$$(y + \bar{z}) \xrightarrow{\text{2x1 MUX}} f$$

$$\bar{y} \xrightarrow{\text{NOT}} y$$

$$y \xrightarrow{\text{2x1 MUX}} f$$

$$\bar{z} \xrightarrow{\text{NOT}} z$$

$$f = \sum m(0, 2, 3, 5)$$




$$\oplus = \text{I}_0 = y + \bar{z}$$

$$\text{I}_1 = \bar{y}z$$

$\bar{y}z$

Ques

$$F(A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13) \text{ using } 4 \times 1 \text{ mux}$$



$$S_1 S_0 = \underline{\underline{AB}}_{00}^{CD}$$

	00	01	11	10
01	0	1	3	2
11	4	5	7	6
10	8	9	11	10

$$T_0 = \bar{C}D$$

$$T_1 = \bar{C} + D$$

$$T_2 = \bar{C}D$$

$$T_3 = \bar{C}$$

H.W  
Implement full adder using 4x1 MUX

$$S_1 S_0 = AB.$$

$$C \cdot T_0 = 0$$

$$T_1 = C$$


$$T_2 = C$$

$$T_3 = 1$$

$$\begin{array}{l} S_1 \\ S_0 \\ \hline \end{array} \begin{array}{l} T_0 = C \\ T_1 = \bar{C} \\ T_2 = \bar{C}D \\ T_3 = \bar{C} \end{array}$$

Note Title: 6/22/2021

## Programmable logic devices ✓ (PLDs)



- 1) Large board space requirements
- 2) Large power requirements
- 3) Lack of security
- 4) Additional cost, space, power req. etc.

②

Application Specific Integrated Circuits (ASICs) ✓  
To overcome the disadvantage of fixed-func Jcs.

### Advantages

- ① Reduced power and space requirements
- ② Considerable cost reduction if produced in large volumes
- ③ Large reduction in size
- ④ A. Impossible to copy

### Disadvantages are

- ① Initial development cost may be high
- ② Testing method will ↑ cost & time

### Programmable logic devices

PLDs are programmable logic device in an IC that is user configurable and is capable of implementing logic funct'.

LST chip that contains a 'regular' SR and allows the designer to customize it for any specific app.

- Large no of gates
- flip-flop
- register


## Read - only Memory (ROM)

permanent - binary information is stored:

A ROM which can be programme in called a **PR ROM**.

programming :

Organization



ROM block diagram:



ROM  $\rightarrow$  No data inputs

A	B	C
0	0	0
0	0	1
0	1	0
1	0	0
0	1	1
1	0	1
1	1	0
0	0	0
0	1	0
1	0	0
1	1	0

32x8 ROM.

cross point:

'column'




Internal logic of 32x8 ROM

$$32 \times 8 = 256 \text{ internal connections}$$

In general  $2^k \times n$  ROM will have an internal  $k \times 2^k$  decoder.

Each OR gate has  $2^k$  inputs

## Rom - math table (Ponkhal)



① Imp. of FA using MUX

8x1  
4x1

②

4  
4

Demux

③

4

FSC

MUX

④

Demux

→ ⑤ Design a combination circuit using a ROM. The circuit accepts a 3-bit number and generate an output binary number equal to the square of the IP no.

bij

⑥ Give the logic implementation of a  $32 \times 4$  ROM using a

decoder of a suitable size.

(7)

a

u

8x4 bit-Rom u

u

u

$$\begin{array}{r} 2 \\ \times 2 \\ \hline 49 \\ 24 \\ \hline 0 \end{array}$$

$$\begin{array}{r} 3 \\ \times 6 \\ \hline 0 \end{array}$$

1

$$\underline{\underline{11000}} - 6 \text{ bits}$$

3 → i/p

6 → o/p Inv.

ROM

35

010 → 000100

011 → 001001

$$\underline{\underline{111}} \rightarrow \underline{\underline{11000}}$$

