



**EC1001: Digital Circuits**  
**Assignment-3\_Chapter3&4**

**Due Date: 29/02/2024**

1. Simplify the following Boolean functions, using three-variable maps:
  - (a)  $F(x, y, z) = \Sigma(0, 1, 2, 3, 5, 7)$
  - (b)  $F(x, y, z) = x'yz + xy' + yz'$
2. Simplify the following Boolean functions, using four-variable maps:
  - (a)  $F(w, x, y, z) = \Sigma(1, 3, 5, 6, 7, 9, 11)$
  - (b)  $F(w, x, y, z) = wxyz + wx' + wx'y + wxy + w'yz'$
3. Simplify the following expression to (1) sum-of-products and (2) products-of-sums (K-map).  
$$F = A'B + A'B'C + CD$$
4. Draw a NAND logic diagram that implements the complement of the following function:  
 $F(A, B, C, D) = \Sigma(0, 2, 4, 5, 8, 9, 10, 11)$
5. Implement the following Boolean function  $F$ , together with the don't-care conditions  $d$ , using no more than two NOR gates:  
 $F(A, B, C, D) = \Sigma(2, 4, 10, 12, 14)$   
 $d(A, B, C, D) = \Sigma(0, 1, 5, 8)$   
Assume that both the normal and complement inputs are available.
6. Implement the following Boolean expression with exclusive-NOR and AND gates.  
$$F = A'B'C'D' + ABC'D' + A'B'CD + ABCD$$
7. Design a combinational circuit with three inputs,  $x$ ,  $y$ , and  $z$ , and three outputs,  $A$ ,  $B$ , and  $C$ . When the binary input is 0, 1, 2, or 3, the binary output is two greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is one less than the input.
8. Design a combinational circuit that generates the 9's complement of a decimal digit represented by a gray code.
9. (a) Design a half-subtractor circuit with inputs  $x$  and  $y$  and outputs  $Diff$  and  $B_{out}$ . The circuit subtracts the bits  $y-x$  and places the difference in  $D$  and the borrow in  $B_{out}$ .  
(b) Design a full-subtractor circuit with three inputs  $x$ ,  $y$ ,  $B_{in}$  and two outputs  $Diff$  and  $B_{out}$ . The circuit subtracts  $y-x-B_{in}$ , where  $B_{in}$  is the input borrow,  $B_{out}$  is the output borrow, and  $Diff$  is the difference.
10. Derive the two-level Boolean expression for the output carry  $C_4$  shown in the lookahead carry generator of Fig. 4.12.