


21/8

Application / Software



Architecture : Van Neuman

TOC : Alan Turing
Decidability, Computability

$$(142)_6 \Rightarrow 1 \times 6^2 + 4 \times 6 + 2 \times 1 \\ = \underline{\underline{62}}$$

$$(43)_{10} \Rightarrow (223)_4$$

$$(15)_{10} \Rightarrow (F)_{16}$$

$$(1000)_8 \Rightarrow (512)_{10}$$

$$(1000)_2 \Rightarrow (64)_{10}$$

4	43
4	10 3
4	2 2
0	2

$$(112)_{10} = (1110000)_2$$

2	112	
2	56 0	
2	28 0	
2	14 0	
2	7 0	
2	3 1	
2	1 1	

27/8

$$(58)_{16} = (\)_8 = (\)_4$$

$$(131)_4 = (\)_8 = (\)_{16}$$

$$(42)_{16} = (\)_2$$

(4)
 \downarrow
 2^4

$$\begin{array}{l} 4 \equiv 0100 \\ 2 \equiv 0010 \end{array}$$

$$(42)_{16} = (01000010)_2$$

$$(31)_4 = (1101)_2$$

\swarrow
 2^2

$$(42)_8 = (100010)_2$$

$\swarrow 2^3$

$$(101101)_2 \equiv (\)_8 \longrightarrow (55)_8$$

$\swarrow 2^3 \quad (101) | (01)$
 $\downarrow 5 \quad \downarrow 5$

$$(101101)_2 \equiv (\)_{16}$$

$$\equiv (2D)_{16} \quad \begin{array}{c} 0010 | 1101 \\ \downarrow 2 \quad \downarrow D \end{array}$$

$$Q) (101101110)_2$$

$$1|0|1|0|1|1|1|0 \equiv (11232)_4$$

$$1|0|1|0|1|1|0 \equiv (556)_8$$

$$000|0110|1110 \equiv (16E)_{16}$$

$$\rightarrow (58)_{16} = (\)_2$$

$\underbrace{01011000}_{\text{ }} \swarrow$

$$(58)_{16} \longrightarrow (\)_8$$

$\downarrow C_2 \quad \uparrow \quad 0|011000$
 $(1 \ 3 \ 0)_8$

Test:

$$\begin{array}{r} 4 | 88 \\ \hline 4 & 22 & 0 \\ \hline 4 & 5 & 2 \\ \hline 4 & 1 & 1 \\ \hline 0 & 1 \end{array}$$

$$(1120) \curvearrowleft$$

$$\begin{array}{c} 1|0|0|1|0|0 \\ (1 \ 1 \ 2 \ 0)_4 \end{array}$$

$$\begin{array}{c} 16 \times 5 + 8 \\ = \underline{\underline{88}}_{16} \end{array}$$

$$\begin{array}{c} 1|1|20 \\ \swarrow 5 \quad \searrow 8 \end{array}$$

number + 9s complement (number) = 99

$$(39)_{10} \longrightarrow (60)_9$$

$$\begin{array}{r} 99 \\ - 39 \\ \hline 60 \end{array}$$

$$60 + 1 = (61)_9$$

↙ 9s complement + 1 ⇒ 10s complement

$$\begin{array}{r} 42 \\ 39 \\ \hline 81 \end{array} \quad \begin{array}{r} 3 \\ 42 \\ - 39 \\ \hline 03 \end{array} \quad \equiv \quad \begin{array}{r} + 60 \\ \hline 102 \\ \downarrow +1 \\ \hline 3 \end{array}$$

→ Binary Addition / Subtraction:

$$\begin{array}{r} 111 \\ 1011 \\ 0101 \\ \hline 10000 \end{array} \Rightarrow (0101)^c = 1010 \quad \text{→ } 1^s \text{ complement}$$

$$11 + 5 = 16$$

$$11 - 5 = 6 \quad \begin{array}{r} 1 \\ 1011 \end{array}$$

$$(1)^c = 0$$

$$(0)^c = 1$$

$$\begin{array}{r} 11 \\ 1011 \\ 1011 \\ \hline 10110 \end{array}$$

↙ Ignore 1

$$0110 \rightarrow \underline{6} \quad 11 - 5 = 6$$

$$\textcircled{14} \quad 1110$$

$$\textcircled{9} \quad 1001 \longrightarrow 0110$$

$$\begin{array}{r} 1 \\ 0111 \end{array}$$

$$\begin{array}{r} 11 \\ 1110 \\ 0111 \\ \hline 10101 \\ \textcircled{5} \end{array}$$

Carry = 1 ⇒ Ignore

Carry = 0 ⇒ Negative

$$\begin{array}{r} 9 \\ - 14 \\ \hline 11 \end{array} \quad \begin{array}{r} 1001 \\ 0010 \\ \hline 1011 \end{array}$$

$$\longrightarrow 0100 \quad \text{→ } 1^s \text{ complement}$$


$$\max \rightarrow 2^4 = 16$$

$$11 - 16 = -5$$

$$\textcircled{-5}$$

$$\begin{array}{r} 1 \\ 0101 \end{array} \quad \text{→ } 2^s \text{ complement}$$


→ Gates:



3 Fundamental Gates :


- AND
- OR
- NOT

AND




X	Y	Z
0	0	0
1	0	0
2	1	0
3	1	1

OR



X	Y	Z
0	0	0
1	0	1
2	1	0
3	1	1

NOT



X	Z
0	1
1	0


$$Z = \bar{X}$$

$$Z = X \cdot Y$$

$$\therefore Z = XY$$


$$Z = X + Y$$

● Combination :




$$K = Z + V \\ = X \cdot Y + V$$

$$\therefore K = XY + V$$



$$F = \bar{E} \\ = \overline{C \cdot D} \\ = \overline{A \cdot B \cdot C}$$



$$\therefore F = \overline{ABC}$$



$$\therefore Z = (\overline{A+B}) \cdot C$$

$\text{NOT} \rightarrow \text{more precedence, NOT} > \text{AND} > \text{OR}$

$$E = A \cdot (\overline{B+C}) \cdot D$$



NOR : OR + NOT \rightarrow

A	B	C
1	1	0
0	1	0
1	0	0
0	0	1

NAND : AND + NOT \rightarrow

A	B	C
1	1	1
1	0	0
0	1	0
0	0	0

NOR & NAND : Universal Gates

AND, OR & NOT : Basic Gates

$$X \cdot X = X$$

$$AB + \overline{AB} = B$$

\circ : AND


$+$: OR

$-$: NOT


$$F(A, B) = AB + A\overline{B} = A$$

$$F(A, B, C) = ABC + A\overline{B}C = AB$$

NOT using NAND:



AND using NANDs:



A	B	C	ABC	\bar{C}	$AB\bar{C}$	f
1	1	1	1	0	0	1
1	1	0	0	1	1	1
1	0	1	0	0	0	0
1	0	0	0	1	0	0
0	1	1	0	0	0	0
0	1	0	0	1	0	0
0	0	1	0	0	0	0
0	0	0	0	1	0	0

$$\begin{aligned}
 & AB\bar{C} + \bar{A}\bar{B}\cdot\bar{C} \\
 &= \bar{C}(AB + \bar{A}\bar{B}) \\
 &= \bar{C}
 \end{aligned}$$

George boole - Boolean Algebra

Boolean (Bool) : True or False

AND	OR	NOT
(i) •	+	-
(ii) $A \cdot I = A = I \cdot A$	$A + I = A = I + A$	$A + \bar{A} = 1$
$A \cdot 1 = A$	$A + 0 = A$	$A \cdot \bar{A} = 0$
$A \cdot 0 = 0$	$A + 1 = 1$	
 <u>2/9</u> $A \cdot A = A$	$A + A = A$	
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	
$AB = BA$	$A + B = B + A$	
$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$	

$$\begin{aligned}
 A(A+B) &= A \cdot A + A \cdot B \\
 &= A + A \cdot B \\
 &= A(1+B) \\
 &= A
 \end{aligned}$$

$$\begin{aligned}
 (A+B) \cdot (\bar{A}+B) &= A \cdot \bar{A} + AB + B\bar{A} + BB \\
 &= 0 + AB + \bar{A}B + B \\
 &= B(A+\bar{A}) + B \\
 &= B + B \\
 &= B
 \end{aligned}$$

$$\begin{aligned} \text{Q1)} \quad & A\bar{B} + AB + \bar{A}\bar{B} \\ & = \bar{B}(\bar{A}+A) + AB \\ & = \bar{B} + AB \end{aligned}$$

$$= A(B + \bar{B}) + \bar{A}\bar{B}$$

$$= A + \bar{A}\bar{B}$$

$$\begin{aligned} \text{Q2)} \quad & ABC + A\bar{B}C + A\bar{B}\bar{C} \\ & = A\bar{C}(B + \bar{B}) + A\bar{B}C \\ & = A\bar{C} + AC\bar{B} \\ & = A(C\bar{B} + \bar{C}) \end{aligned}$$

$$\begin{aligned} & A + \bar{A}\bar{B} \\ & A + (1-A)B \\ & A + B - AB \end{aligned}$$

$$\begin{aligned} \text{Q3)} \quad & ABC + \bar{A}BC + AB\bar{C} \\ & = BC(A + \bar{A}) + AB\bar{C} \\ & = BC + AB\bar{C} \\ & = B(C + A\bar{C}) \end{aligned}$$

$$\begin{aligned} & A(1-B) + B \\ & A\bar{B} + B \end{aligned}$$

A	B	\bar{A}	$\bar{A}B$	$A + \bar{A}B$
0	0	1	0	0
0	1	1	1	1
1	0	0	0	1
1	1	0	0	1

$\cancel{A + \bar{A}B}$
 $A(1+B) + \bar{A}B$
 $A + AB + \bar{A}B$
 $A + B(A + \bar{A})$
 $A + B$

DeMorgan's Law:

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$


$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

$$\overline{\bar{A} \cdot \bar{B}} = (\overline{A+B})$$


$$\Rightarrow \overline{A \cdot B} = A + B$$

$$\begin{aligned} \text{Q4)} \quad & AB + \bar{A}B + A\bar{B} \\ & = A(B + \bar{B}) + \bar{A}B \\ & = A + \bar{A}B \\ & = A + B \end{aligned}$$


$$\begin{aligned} & ABC + AB + A\bar{C} + A\bar{B}\bar{C} \\ & = AB(C+1) + A\bar{C} + A\bar{B}\bar{C} \\ & = AB + A\bar{C} + A \cdot \bar{B}\bar{C} \\ & = A(B + \bar{C} + \bar{B}\bar{C}) \\ & = A(B + \bar{C}(1+B)) \\ & = A(B + \bar{C}) \end{aligned}$$




$$\overline{\overline{AB}} + \overline{\bar{A} + B} = \bar{A} + \bar{B} = A + B$$



OR using NANDs:





Q) $ABC + A\bar{B}C + \bar{A}BC + ABC \longrightarrow \text{SOP } (\text{Canonical Form})$

$$\begin{aligned}
 & ABC + A\bar{B}C + \bar{A}BC + ABC + ABC + ABC \\
 & = AB(C + \bar{C}) + AC(B + \bar{B}) + BC(A + \bar{A}) \\
 & = AB + BC + CA
 \end{aligned}$$

\curvearrowright Term - Standard Form (Not Unique)

\longrightarrow Sum of Products (Unique) / Min. terms :

$$F : AB + \bar{A}\bar{B} + A\bar{B}$$

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

A	B	AB	$\bar{A}\bar{B}$	$A\bar{B}$	F
0	0	0	0	0	0
0	1	0	1	1	1
1	0	0	0	0	1
1	1	1	0	0	1

\curvearrowright Look at Truth Table.
 Wherever you find 1,
 Write corresponding terms
 in input variables.

Ex. $ABC + A\bar{B}C + \bar{A}BC + ABC$

110 101 011 111

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1 ($\bar{A}BC$)
1	0	0	0
1	0	1	1 ($A\bar{B}C$)
1	1	0	1 (ABC)
1	1	1	1 (ABC)

$$ABC + A\bar{B}C + \bar{A}BC + ABC$$

110 101 011 111



Ex. $AB + \overline{A}B + A\overline{B} \Rightarrow F(A, B)$

11 01 10

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

$\Rightarrow A+B$

Ex. $\overline{AB} + A\overline{B}$

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$\overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C} + A\overline{B}C + A\overline{B}C + ABC$

$$\begin{aligned} &= A(\overline{B}C + B\overline{C} + BC) \\ &= \overline{A}(\overline{B}C + B) \\ &= \overline{A}(\overline{B}C + B(C+1)) \\ &= \overline{A}(\overline{B}C + B + BC) \\ &= \overline{A}(B+C) \end{aligned}$$

$\overline{AB} + \overline{AC} + A$

$\Rightarrow \overline{AB} + \overline{AC} + A(1+B)$

$\Rightarrow \overline{AB} + \overline{AC} + A + AB$

$\Rightarrow B + \overline{AC} + A(1+C)$

$\Rightarrow B + \overline{AC} + A + AC$


$\Rightarrow A + B + C$



$A\overline{B} + \overline{A}B$

$[01, 10 \rightarrow 1]$

XOR



$AB + \overline{A}\overline{B}$

$[00, 11 \rightarrow 1]$

XNOR

$\overline{A \oplus B} = A \odot B$

$\overline{A \odot B} = A \oplus B$

Ex. $A \oplus \underbrace{B \oplus A}_X$

$$A \oplus X$$

$$= A\bar{X} + \bar{A}X$$

$$= A(\overline{B \oplus A}) + \bar{A}(B \oplus A)$$

$$= A(\overline{BA + \bar{B}A}) + \bar{A}(B\bar{A} + \bar{B}A)$$

$$= A(\overline{BA} \cdot \overline{\bar{B}A}) + \bar{A} \cdot \bar{A} \cdot B + \bar{A} \cdot A \cdot B$$

$$= A[(\bar{B} + A) \cdot (B + \bar{A})] + B + 0$$

$$= A(\bar{B} + A) \cdot (B + \bar{A})$$

$$= A(AB + A\bar{A} + B\bar{B} + \bar{A}\bar{B})$$

$$= A(AB + \bar{A}\bar{B})$$

$$= A \cdot A \cdot B + A \cdot \bar{A} \cdot \bar{B}$$

$$= B$$

4/9

$$F(A, B) = A \oplus B \oplus A$$

A	B	$A \oplus B$	$A \oplus B \oplus A$
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	1

$$A \oplus B \oplus A = B$$

- Application:

$$A \quad B \Rightarrow C = A \oplus B$$

$$2 \text{ GB} \quad 2 \text{ GB} \quad 2 \text{ GB}$$

→ Works as a Backup, i.e. if A is lost,

$$\begin{aligned} C \oplus B &= A \oplus B \oplus B \\ &= A \end{aligned}$$


$$(12.5)_{10} = (1100.1)_2$$

$$[0.5 \times 2 = 1]$$

∴ We get back A

IEEE 754 : Standard

→ Floating point number - 32 bit
64 bit



For 32 bit, Bias (B) = 127

$$1100.1 = 1.1001 \times 2^3$$

\leftarrow exponent without bias
 $(\because 1024.321 = 1.024321 \times 10^3)$

$$B + e = 127 + 3 = 130 = 128 + 2$$

01000001010010

Formula : $(-1)^s \cdot (1+m) \times 2^{e+8}$

$$(0.125)_{10} \rightarrow ()_2$$

$$\rightarrow (0.001)_2$$

$$\left[\because \frac{1}{8} = 0.125 \right]$$

$$\begin{aligned} 0.125 \times 2 &= 0.25 \\ 0.25 \times 2 &= 0.5 \\ 0.5 \times 2 &= 1.0 \\ \Rightarrow 0.001 \end{aligned}$$

$$(0.001)_2 = 1 \times 2^{-3}$$

$$B + e = 127 + (-3)$$

$$= 124$$

$$= 128 - 4$$

Bias

↪ Negative numbers can
be stored

0.11111000000000

$$-0.125 \equiv 1.11110000000000$$

Ex. 0 0111110101000 $\Rightarrow 1.101 \times 2^e$

s e m

1.101×2^{-1}

$= (0.1101)_2$

$= (0.8125)_{10}$

$126 - e = 127$
 $\Rightarrow e = -1$

0.0625
 250
 5

Ex. 0 10000011110000

$$(-1)^0 = 1$$

$$131 - 127 = \underline{\underline{4}}$$

$$= 1.11 \times 2^4$$

$$= 11100 = (28.0)_{10}$$

Q) -24.625

$$24.625 \equiv (11000.101)$$

$$1.1000101 \times 2^4$$

$$B + e = 127 + 4 = 131$$

$$(10000011 \ 1000101)$$

128+3

Q) 1 10000111 111000

$$\curvearrowleft 128 + 4 + 2 + 1 \Rightarrow 127 + 8 \Rightarrow \underline{\underline{e=8}}$$

$$1.111 \times 2^8 = 111100000$$

$$= (-480)_{10}$$


$$\begin{bmatrix} 2 \\ 32 \\ 64 \\ 128 \\ \hline 256 \\ \hline 480 \end{bmatrix}$$

P.T.O


DSD Lab - I

$$\textcircled{1} \quad F(A, B) = \bar{A} \cdot \bar{B} + \bar{A} \cdot B + A \cdot B$$

A	B	\bar{A}	\bar{B}	$A \cdot B$	$\bar{A} \cdot B$	$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot \bar{B} + \bar{A} \cdot B$	$\bar{A} \cdot \bar{B} + \bar{A} \cdot B + A \cdot B$
0	0	1	1	0	0	1	1	1
1	0	0	1	0	0	0	0	0
0	1	1	0	0	1	0	1	1
1	1	0	0	1	0	0	0	1



$$\textcircled{2} \quad \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + AB\bar{C}$$



6/9
3 ways to represent negative nos

- (1) Signed Number
- (2) One's complement
- (3) Two's complement

(1) Signed no.

8 bit \Rightarrow 1 7
↓ sign ↗ mag
 $+1 \quad 0 \quad 0000001$
 $-1 \quad 1 \quad 0000001$

(2) 1^s complement

4 bit \rightarrow 0 0111
1 0000

Shortcome:

0 0000 - 0
1 1111 - 0

(3) 2^s complement

0 0111	1 1111	+ \rightarrow 0
$\begin{array}{r} 1 1000 \\ \hline 1 \end{array}$	$\begin{array}{r} 1 \\ 10000 \\ \hline 10000 \end{array}$	- \rightarrow 1

Q) 28.875 \rightarrow Float

Q) -14.8 \rightarrow Float

Q) 110000110000100100 \rightarrow Decimal

Q) 0.0625 \rightarrow Float

Q) 10111101100100000

32 bits
CFA12301
4 bit

(1) 28.875 | $28 = 16 + 8 + 4$

111100.111

$\Rightarrow 1.1100111 \times 2^4$

$$127 + 4 = 131 = 128 + 2 + 1$$

10000001

$$0.875 \times 2 = 1.75$$

$$1.75 \times 2 = 1.5$$

$$S = +ve \rightarrow 0$$

0 1000011 1100111
S e m

$$0.5 \times 2 = 1.0$$

$$\Rightarrow 0.111$$

(3) 110000110000100100

s : 1 digit
 e : 8 digits
 m : 23 digits

$$10000110 \equiv 2 + 4 + 128 \\ \Rightarrow 134 - 127 = \underline{\underline{7}}$$

$s \rightarrow -ve$

$$1.000100100 \times 2^7 \\ = (10001001.00)_2 \\ = 1 + 8 + 128 \\ = -(137)_{10}$$

(5) 10111101100100000

$$0111101 \rightarrow 1 + 4 + 8 + 16 + 32 + 64 \\ = 125$$

$$125 - 127 = \underline{\underline{-2}}$$

$$1.100100000 \times 2^{-2}$$

$$= 1.001 \times 2^{-2} \\ = (0.01001)_2 \\ = 2^{-2} + 2^{-5} \\ = \frac{1}{4} + \frac{1}{32}$$

$$= \underline{\underline{(0.28125)_{10}}}$$

$$(4) (0.0625)_{10} \equiv (0.0001)_2$$

$$(2) (-14.8)_{10}$$

$$14 = 8 + 4 + 2$$

$$(0.8)_{10} \equiv (0.1100110011001100)_2$$

$$0.8 \times 2 = 1.6$$

$$(1110.110011)_2$$

$$0.6 \times 2 = 1.2$$

$$= 1.110110011 \times 10^3$$

$$0.2 \times 2 = 0.4$$

$$127 + 3 = 130 = 128 + 2$$

$$\Rightarrow 0.11001100\dots$$

$$10000010$$

$$\therefore 11000010 110011001100110011 \\ s \swarrow \quad \curvearrowleft e \quad \curvearrowleft m$$

H.W

Q) $A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + B$

Q) $\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + ABC + \bar{ABC}$ → Solve by converting into canonical form
 $(\bar{ABC} = \bar{A} + \bar{B} + \bar{C})$

Q) 24 - 2 (2s complement)

Q) $A \odot B \odot C$ (Truth table)

Q) $(A+C) \cdot (A+B) \cdot A$

9/9

A1) $A\bar{B}(C + \bar{C}) + \bar{A}\bar{B}(C + \bar{C}) + B$
 $= A\bar{B} + \bar{A}\bar{B} + B$
 $= \bar{B}(A + \bar{A}) + B$
 $= \bar{B} + B$
 $= 1$

A2) $\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + ABC + \bar{ABC}$
 $= \bar{A}\bar{C}(B + \bar{B}) + ABC + \bar{A} + \bar{B} + \bar{C}$
 $= \bar{A}\bar{C} + ABC + \bar{A} + \bar{B} + \bar{C}$
 $= \bar{A}(\bar{C} + 1) + ABC + \bar{B} + \bar{C}$
 $= \bar{A} + \bar{B} + \bar{C} + ABC$
 $= \overline{ABC} + ABC$
 $= 1$

A3) $ABC + \bar{A}\bar{B}\bar{C} + AB\bar{C}$
 $= ABC(C + \bar{C}) + \bar{A}\bar{B}\bar{C}$
 $= AB + \bar{A}\bar{B}\bar{C}$

$$A + \bar{A}B = A + B$$

$$\begin{aligned} &ABC + \bar{C}(\bar{A}\bar{B} + AB) \\ &= ABC + \bar{C}(0 + AB) \\ &= ABC + \bar{C} \cdot AB \\ &= AB(C + \bar{C}) \\ &= AB \end{aligned}$$

$$\begin{aligned} \overline{A+B} &= \overline{A+\bar{A}B} \\ \bar{A} \cdot \bar{B} &= \bar{A} \cdot A\bar{B} \\ &= 0 \end{aligned}$$

A5)

A	B	C	$A \odot B$	$A \odot B \odot C$
1	1	1	1	1
1	1	0	1	0
1	0	1	0	0
1	0	0	0	0
0	1	1	0	0
0	1	0	0	0
0	0	1	1	1
0	0	0	1	0

$$A \odot B \odot C$$

$$\Rightarrow (AB + \bar{A}\bar{B}) \odot C$$

$$\Rightarrow (AB + \bar{A}\bar{B}) \cdot C + (\bar{A}B + \bar{A}\bar{B}) \cdot \bar{C}$$

$$\Rightarrow ABC + \bar{A}\bar{B}C + (\bar{A}B \cdot \bar{A}\bar{B}) \cdot \bar{C}$$


$$\Rightarrow ABC + \bar{A}\bar{B}C + (\bar{A}B \cdot (A+B)) \cdot \bar{C}$$

$$\Rightarrow ABC + \bar{A}\bar{B}C + A \cdot \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot B \cdot B \cdot \bar{C}$$

$$\text{As } \overline{A+B} = \bar{A} \cdot \bar{B}$$

→ K-Maps : (Karnaugh-Maps)

A	B	$F(A \cdot B)$
0	0	0
0	1	0
1	0	1
1	1	1



$$0 : \bar{A}$$

$$1 : A$$

		BC	00	01	11	10
		A	0	0	1	0
			0	1	0	2
0	0	0	0	1	0	0
1	0	1	0	1	0	1
0	1	0	1	0	1	0
1	1	1	0	1	1	1

SOP - Min Terms


POS - Max Terms

$$\underline{\underline{AB}} + \bar{A}\bar{B}C$$

$$F(A, B, C) = F(1, 6, 7)$$

$$\Rightarrow F(A, B, C) = \sum(m_1, m_6, m_7)$$

Canonical



Ex.

		F	BC	00	01	11	10
		A	0	1	0	3	2
			0	1	0	1	0
0	0	1	0	1	0	0	0
1	0	0	1	0	1	1	1
0	1	0	1	0	1	1	0
1	1	1	0	1	1	1	1

$$F = \bar{A}\bar{B} + AB$$

		F	BC	00	01	11	10
		A	0	1	1	1	2
			0	1	1	1	0
0	0	1	0	1	1	1	0
1	0	0	1	0	1	1	1
0	1	0	1	0	1	1	0
1	1	1	0	1	1	1	1

$$F = C + AB + AC$$

[Preference : More Power]

		F	BC	00	01	11	10
		A	0	1	1	1	2
			0	1	1	1	0
0	0	1	0	1	1	1	0
1	0	0	1	0	1	1	1
0	1	0	1	0	1	1	0
1	1	1	0	1	1	1	1

$$F = \bar{A}\bar{B} + AB + \bar{B}C \quad (\text{OR})$$

$$F = \bar{A}\bar{B} + AB + AC$$

Ex.

		F				
		00	01	11	10	
		0	0 ₀	0 ₁	1 ₃	1 ₂
		1	0 ₄	1 ₅	1 ₇	1 ₆

$$F = B + AC$$

Ex.

		F				
		00	01	11	10	
		0	0 ₀	0 ₁	1 ₃	1 ₂
		1	1 ₄	1 ₅	1 ₇	1 ₆

$$F = A + B$$

Ex.

		F				
		00	01	11	10	
		0	1 ₀	0 ₁	1 ₃	1 ₂
		1	1 ₄	1 ₅	1 ₇	1 ₆

$$F = A + B + \bar{C}$$

Ex.

		F				
		00	01	11	10	
		0	0 ₀	0 ₁	0 ₃	0 ₂
		1	1 ₄	0 ₅	0 ₇	1 ₆

$$F = \bar{A}C$$

Ex.

		F				
		00	01	11	10	
		0	1 ₀	0 ₁	1 ₃	1 ₂
		1	1 ₄	0 ₅	0 ₇	1 ₆

$$F = \bar{C} + \bar{A}B$$

Ex.

		F				
		00	01	11	10	
		0	1 ₀	1 ₁	0 ₃	0 ₂
		1	1 ₄	0 ₅	1 ₇	1 ₆

$$F = \bar{A}\bar{B} + AB + \bar{B}\bar{C}$$

		F				
		00	01	11	10	
		0	1 ₀	1 ₁	0 ₃	1 ₂
		1	0 ₄	1 ₅	1 ₇	1 ₆

$$F = \overline{AB} + AC + BC$$

(OR)

		F				
		00	01	11	10	
		0	1 ₀	1 ₁	0 ₃	1 ₂
		1	0 ₄	1 ₅	1 ₇	1 ₆

$$F = A\overline{C} + \overline{B}C + AB$$

		F				
		00	01	11	10	
		0	1 ₀	0 ₁	1 ₃	0 ₂
		1	0 ₄	1 ₅	0 ₇	1 ₆

$$F = A \oplus B \oplus C$$

		F				
		00	01	11	10	
		0	1 ₀	1 ₁	1 ₃	1 ₂
		1	1 ₄	1 ₅	1 ₇	1 ₆

$$F = 1$$

10/9

Q) $\sum(m_0, m_2, m_3, m_4, m_6, m_7)$

		F				
		00	01	11	10	
		0	1 ₀	0 ₁	1 ₃	1 ₂
		1	1 ₄	0 ₅	1 ₇	1 ₆

$$F = B + \overline{C}$$

Q) $\sum(m_0, m_2, m_3, m_4, m_5, m_7)$

		F				
		00	01	11	10	
		0	1 ₀	0 ₁	1 ₃	1 ₂
		1	1 ₄	1 ₅	1 ₇	0 ₆

$$F = \overline{BC} + AC + \overline{AB}$$

Q) $\sum(m_0, m_1, m_3, m_4, m_5, m_6, m_7)$

		F				
		00	01	11	10	
		0	1 ₀	0 ₁	1 ₃	1 ₂
		1	1 ₄	1 ₅	1 ₇	1 ₆

$$F = A + B + \overline{C}$$

	CD	00	01	11	10
AB	00	1 ₀	1 ₁	1 ₃ 1 ₂	1 ₂
	01	1 ₄	1 ₅	1 ₇ 1 ₆	0 ₆
	11	1 ₁₂	1 ₁₃	1 ₁₅ 1 ₁₄	0 ₁₄
	10	1 ₈	0 ₉	0 ₁₁ 1 ₁₀	0 ₁₀

$$\sum (m_0, m_1, \dots, m_5, m_7, m_8, m_{12}, m_{13}, m_{15})$$

$$\bar{A}\bar{B} + BD + \bar{C}\bar{D}$$

(f)

	CD	00	01	11	10
AB	00	1 ₀	1 ₁	1 ₃ 1 ₂	1 ₂
	01	0 ₄	1 ₅	1 ₇ 0 ₆	0 ₆
	11	0 ₁₂	1 ₁₃	1 ₁₅ 0 ₁₄	0 ₁₄
	10	1 ₈	0 ₉	0 ₁₁ 1 ₁₀	1 ₁₀

$$F(A, B, C, D)$$

$$F = BD + \bar{A}\bar{B}D + \bar{A}\bar{B}$$

(g)

	CD	00	01	11	10
AB	00	0 ₀	0 ₁	1 ₃ 0 ₂	0 ₂
	01	1 ₄	1 ₅	1 ₇ 0 ₆	0 ₆
	11	0 ₁₂	1 ₁₃	1 ₁₅ 1 ₁₄	1 ₁₄
	10	0 ₈	1 ₉	0 ₁₁ 0 ₁₀	0 ₁₀

$$F = \bar{A}B\bar{D} + ABC + \bar{A}CD + A\bar{B}C$$

If a combination of 4 reduces groups,
Then 4 is preferred

Group \equiv Prime Implicant (PI)

Essential Group \equiv Essential Prime Implicant

Without which reduction can't happen

Non-essential / Extra Group \equiv Redundant Prime Implication

Repetition

Unnecessary

Supportive \neq Redundant

S-PI

R-PI

(h)

	CD	00	01	11	10
AB	00	0 ₀	1 ₁	1 ₃ 0 ₂	0 ₂
	01	1 ₄	1 ₅	1 ₇ 1 ₆	1 ₆
	11	1 ₁₂	1 ₁₃	1 ₁₅ 1 ₁₄	1 ₁₄
	10	1 ₈	1 ₉	1 ₁₁ 1 ₁₀	1 ₁₀

$$F = B + A + D$$

8 combinations \rightarrow 3 variables reduced

4 combinations \rightarrow 2 variables reduced

2 combinations \rightarrow 1 variable reduced

H.W

$$\begin{aligned}\sum(m_0, m_1, m_3, m_4, m_8, m_{11}, m_{12}, m_{13}, m_{15}) \\ = \overline{CD} + \overline{ABD} + ABD + \overline{BCD}\end{aligned}$$

AB	CD	00	01	11	10
00	1	0	1	1	2
01	1	4	5	7	6
11	1	12	13	15	14
10	1	8	9	11	10

11/9

Binary	Gray Code:
00	00
01	01
10	11
11	10

Binary	Gray code:
000	000
001	001
010	011
011	010
100	110
101	111
110	101
111	100

Blueprints:

A	B	0	1
0	0	0	1
1	1	2	3

A	B	C	00	01	11	10
0	0	0	0	1	3	2
1	1	4	5	7	6	

A	B	CDE	000	001	011	010	110	111	101	100
0	0	0	0	1	3	2	6	7	5	4
1	1	8	9	11	10	14	15	13	12	
2	2	24	25	27	26	30	31	29	28	
3	3	16	17	19	18	22	23	21	20	

A	B	C	00	01	11	10
0	0	0	0	1	3	2
1	1	4	5	7	6	
2	2	12	13	15	14	
3	3	8	9	11	10	

$$Q) \sum(m_0, m_1, m_2, m_3, m_5, m_7, m_{17}, m_{19}, m_{21}, m_{22})$$

A	B	CDE	000	001	011	010	110	111	101	100
0	0	0	1	1	1	1	2	6	0	4
1	1	8	1	9	1	11	10	14	15	13
2	2	24	25	27	26	30	31	29	28	
3	3	16	17	19	18	22	23	21	20	

Mirror elements can be combined.



Q)

AB		CDE							
		000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	1 ₂	6	0 ₇	0 ₅	4	
01	8	1 ₉	1 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂	
11	2 ₄	1 ₂₅	1 ₂₇	1 ₂₆	1 ₃₀	1 ₃₁	1 ₂₉	1 ₂₈	
10	1 ₁₆	1 ₁₇	1 ₁₉	1 ₁₈	1 ₂₂	1 ₂₃	1 ₂₁	1 ₂₀	

Q)

AB		CDE							
		000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	1 ₂	6	0 ₇	0 ₅	4	
01	8	1 ₉	1 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂	
11	2 ₄	1 ₂₅	1 ₂₇	1 ₂₆	1 ₃₀	1 ₃₁	1 ₂₉	1 ₂₈	
10	1 ₁₆	1 ₁₇	1 ₁₉	1 ₁₈	1 ₂₂	1 ₂₃	1 ₂₁	1 ₂₀	

Q)

AB		CDE							
		000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	1 ₂	6	0 ₇	0 ₅	4	
01	8	1 ₉	0 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂	
11	2 ₄	0 ₂₅	1 ₂₇	0 ₂₆	0 ₃₀	1 ₃₁	1 ₂₉	1 ₂₈	
10	0 ₁₆	0 ₁₇	1 ₁₉	0 ₁₈	0 ₂₂	0 ₂₃	1 ₂₁	0 ₂₀	

$$\bar{A}CDE + AC\bar{D}\bar{E} \Rightarrow ADE$$

Q)

AB		CDE							
		000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	1 ₂	6	0 ₇	0 ₅	4	
01	8	1 ₉	0 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂	
11	2 ₄	0 ₂₅	1 ₂₇	1 ₂₆	0 ₃₀	1 ₃₁	1 ₂₉	1 ₂₈	
10	0 ₁₆	0 ₁₇	1 ₁₉	0 ₁₈	0 ₂₂	0 ₂₃	1 ₂₁	0 ₂₀	

Cannot combine / Not mirrorable

Q)

AB		CDE							
		000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	1 ₂	6	0 ₇	0 ₅	4	
01	8	1 ₉	1 ₁₁	1 ₁₀	0 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂	
11	2 ₄	1 ₂₅	1 ₂₇	1 ₂₆	0 ₃₀	1 ₃₁	1 ₂₉	1 ₂₈	
10	0 ₁₆	0 ₁₇	1 ₁₉	0 ₁₈	0 ₂₂	0 ₂₃	1 ₂₁	0 ₂₀	

$$\bar{B}CE + BCE = BE$$

AB		CDE	000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	1 ₂	6	0 ₇	0 ₅	4		
01	8	1 ₉	0 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂		
11	2 ₄	0 ₂₅	1 ₂₇	1 ₂₆	0 ₃₀	1 ₃₁	2 ₉	2 ₈		
10	1 ₁₆	0 ₁₇	0 ₁₉	1 ₁₈	0 ₂₂	0 ₂₃	1 ₂₁	0 ₂₀		

AB		CDE	000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	1 ₂	6	0 ₇	0 ₅	4		
01	8	1 ₉	0 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂		
11	2 ₄	0 ₂₅	1 ₂₇	1 ₂₆	0 ₃₀	1 ₃₁	2 ₉	2 ₈		
10	1 ₁₆	0 ₁₇	0 ₁₉	1 ₁₈	1 ₂₂	0 ₂₃	0 ₂₁	1 ₂₀		

$$\bar{A}\bar{B}\bar{D}\bar{E} + \bar{A}\bar{B}D\bar{E} = A\bar{B}\bar{E}$$

AB		CDE	000	001	011	010	110	111	101	100
00	1 ₀	0 ₁	0 ₃	1 ₂	1 ₆	0 ₇	0 ₅	1 ₄		
01	8	0 ₉	0 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂		
11	2 ₄	1 ₂₅	0 ₂₇	1 ₂₆	1 ₃₀	1 ₃₁	1 ₂₉	2 ₈		
10	1 ₁₆	0 ₁₇	0 ₁₉	1 ₁₈	1 ₂₂	0 ₂₃	0 ₂₁	1 ₂₀		

Q) $\sum(m_0, m_1, m_3, m_7, m_9, m_{13}, m_{17}, m_{19})$

AB		CDE	000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	0 ₂	0 ₆	1 ₇	0 ₅	0 ₄		
01	0 ₈	1 ₉	0 ₁₁	0 ₁₀	0 ₁₄	0 ₁₅	1 ₁₃	0 ₁₂		
11	0 ₂₄	0 ₂₅	0 ₂₇	0 ₂₆	0 ₃₀	0 ₃₁	0 ₂₉	0 ₂₈		
10	0 ₁₆	1 ₁₇	1 ₁₉	0 ₁₈	0 ₂₂	0 ₂₃	0 ₂₁	0 ₂₀		

$$\bar{B}\bar{C}E + \bar{A}\bar{B}\bar{D}E + \bar{A}\bar{B}DE + \bar{A}\bar{B}\bar{C}\bar{D}$$

Gray code : (One-bit flip)

000

001

011

010

110

111

101

100

Binary :

000

001

010

011

100

101

110

111

Lab - 2

- ① $\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C}$
- ② $\bar{A}\bar{B}\bar{C} + ABC + AC + AB$
- ③ $A\bar{B} + \bar{A}B$ using NOR alone

①

	A	B	C	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$\bar{A}B\bar{C}$	F
1	1	1	1	0	0	0	0
1	1	1	0	0	0	0	0
0	1	1	1	0	0	0	0
1	0	1	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	1	1	0	0	1
0	0	1	1	0	1	0	1
0	0	0	0	0	0	1	1

③ $\bar{A}\bar{B} + A\bar{B}$


A	B	$\bar{A} + \bar{B}$	$\bar{A}\bar{B}$	$A\bar{B}$	F
0	0	1	0	0	0
0	1	0	1	0	1
1	0	0	0	1	1
1	1	0	0	0	0

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\left[\overline{A+A} = \overline{A} \right]$$

$$\overline{\overline{A} + B} = A \cdot \overline{B}$$

$$\overline{A + \overline{B}} = \overline{A} \cdot B$$



$$g) A \oplus B \oplus C$$

Sol:

$$\begin{aligned}
 (A\bar{B} + B\bar{A}) \oplus C &= (A\bar{B} + \bar{A}B) \cdot \bar{C} + (\overline{A\bar{B} + B\bar{A}}) \cdot C \\
 &= A\bar{B}\bar{C} + \bar{A}B\bar{C} + \overline{A\bar{B}} \cdot \overline{B\bar{A}} \cdot C & A \oplus B = A\bar{B} + \bar{A}B \\
 &= A\bar{B}\bar{C} + \bar{A}B\bar{C} + (\bar{A} + B) \cdot (A + \bar{B}) \cdot C & \overline{A \cdot B} = \bar{A} + \bar{B} \\
 &= A\bar{B}\bar{C} + \bar{A}B\bar{C} + (AB + \bar{A}\bar{B}) \cdot C \\
 &= A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC + \bar{A}\bar{B}C \\
 &= \bar{A}\bar{B}C + \bar{A}\bar{C}B + \bar{B}\bar{C}A + ABC \\
 &= ABC + \bar{A}\bar{B}C + \bar{A}\bar{C}B + A\bar{B}\bar{C}
 \end{aligned}$$

	111	001	010	100
BC	00	01	11	10
A	0	1	0	1
	1	0	1	0

P.T.O

Four 4 bits :

Binary code

$B_3 B_2 B_1 B_0$

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

Gray code:

$G_3 G_2 G_1 G_0$

0 0 0 0

0 0 0 1

0 0 1 1

0 0 1 0

0 1 1 0

0 1 1 1

0 1 0 1

0 1 0 0

1 1 0 0

1 1 0 1

1 1 1 1

1 1 1 0

1 0 1 0

1 0 1 1

1 0 0 1

1 0 0 0

$$G_3 = B_3$$

		BC	00	01	11	10
		A	0	1	0	1
			1	1	0	1
	0		0	1	0	1
	1		1	0	1	0

$$\bar{A}\bar{B}C + A\bar{B}\bar{C} = A \oplus B \oplus C$$

		$B_1 B_0$	00	01	11	10
		$B_3 B_2$	00	01	11	10
			0	1	3	2
	00		0	0	1	1
	01		1	1	0	0
	11		0	0	1	1
	10		1	1	0	0

$$\begin{aligned} & \bar{B}_3 \bar{B}_2 B_1 + \bar{B}_3 B_2 \bar{B}_1 \\ & + B_3 B_2 B_1 + B_3 \bar{B}_2 \bar{B}_1 \\ & \downarrow \\ & B_1 \oplus B_2 \oplus B_3 \end{aligned}$$

		G_2	00	01	11	10
		$B_3 B_2$	00	01	11	10
			0	1	3	2
	00		0	0	0	0
	01		1	1	1	1
	11		0	0	0	0
	10		1	1	1	1

$$B_3 \bar{B}_2 + B_2 \bar{B}_3 = B_2 \oplus B_3 = G_2$$

$B_1 B_0$	G_0			
$B_1 \bar{B}_2$	00	01	11	10
00	0 8	1 1	0 3	1 2
01	0 4	1 5	0 7	1 6
11	0 12	1 13	0 15	1 14
10	0 8	1 7	0 11	1 10

$$\bar{B}_1 B_0 + B_1 \bar{B}_0 = B_1 \oplus B_0$$

$$G_0 = B_1 \oplus B_0$$

- (1) $\sum (m_0, m_1, m_2, m_4, m_6, m_8, m_{12}, m_{13})$
- (2) $\sum (m_0, m_4, m_9, m_{15}, m_{16}, m_{20}, m_{25}, m_{31})$
- (3) $\sum (m_0, m_2, m_4, m_6, m_{16}, m_{18}, m_{20}, m_{22})$
- (4) $\sum (m_8, m_{10}, m_{12}, m_{14}, m_{16}, m_{30})$
- (5) $\sum (m_0, m_1, m_3, m_4, m_5, m_7, m_{16}, m_{17}, m_{19}, m_{20}, m_{21}, m_{23})$
- (6) $\sum (m_8, m_9, m_{10}, m_{11}, m_{13}, m_{14}, m_{15}, m_{27}, m_{29})$

①

CD	AB	00	01	11	10
00	1 0	1 1		3 2	1 2
01	1 4	5 5	7 7	1 6	
11	1 12	1 13	15 15	14 14	
10	1 8	9 9	11 11	10 10	

$\bar{C}\bar{D} + \bar{A}\bar{D} + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$

②

CDE	AB	000	001	011	010	110	111	101	100
00	1 0	1 1	3 3	2 2	6 6	7 7	5 5	1 4	
01	8 8	1 9	11 11	10 10	14 14	1 15	13 13	12 12	
11	24 24	1 25	27 27	26 26	30 30	1 31	29 29	28 28	
10	1 16	17 17	19 19	18 18	22 22	23 23	21 21	1 20	

$$\bar{B}\bar{D}\bar{E} + B\bar{C}\bar{D}E + BCDE$$

③

CDE	AB	000	001	011	010	110	111	101	100
00	1 0	1 1	3 3	1 2	1 6	7 7	5 5	1 4	
01	8 8	9 9	11 11	10 10	14 14	15 15	13 13	12 12	
11	24 24	25 25	27 27	26 26	30 30	31 31	29 29	28 28	
10	1 16	17 17	19 19	18 18	22 22	23 23	21 21	1 20	

$$\underline{\bar{B}\bar{E}}$$

Q4)

AB		CDE							
		000	001	011	010	110	111	101	100
00	0	1	3	2	6	7	5	4	
01	1 ₈	9	11	1 ₁₀	7 ₁₄	15	13	1 ₁₂	
11	24	25	27	26	30	31	29	28	
10	1 ₁₆	17	19	18	22	23	21	20	

$$\bar{A}\bar{B}\bar{E} + B\bar{C}\bar{D}\bar{E} + A\bar{B}\bar{C}\bar{D}\bar{E}$$

Q5)

AB		CDE							
		000	001	011	010	110	111	101	100
00	1 ₀	1 ₁	1 ₃	2	6	1 ₇	1 ₅	1 ₄	
01	8	9	11	1 ₁₀	14	15	13	12	
11	24	25	27	26	30	31	29	28	
10	1 ₁₆	1 ₁₇	1 ₁₉	18	22	1 ₂₃	1 ₂₁	1 ₂₀	

$$\bar{B}\bar{D} + \bar{B}E + \bar{A}\bar{B}\bar{C}\bar{D}\bar{E}$$

Q6)

AB		CDE							
		000	001	011	010	110	111	101	100
00	0	1	3	2	6	7	5	4	
01	1 ₈	1 ₉	1 ₁₁	1 ₁₀	1 ₁₄	1 ₁₅	1 ₁₃	1 ₁₂	
11	24	25	1 ₂₇	26	30	31	1 ₂₉	28	
10	16	17	19	18	22	23	21	20	

$$BC\bar{D}\bar{E} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}D + B\bar{C}DE$$

Q7)

AB		CDE							
		000	001	011	010	110	111	101	100
00	0	1	1 ₃	2	6	1 ₇	1 ₅	4	
01	8	1 ₉	11	1 ₁₀	14	15	13	1 ₁₂	
11	24	1 ₂₅	27	26	30	1 ₃₁	29	28	
10	16	1 ₁₇	1 ₁₉	18	1 ₂₂	1 ₂₃	1 ₂₁	20	

$$\bar{B}E + \bar{C}\bar{D}\bar{E} + A\bar{B}CD + ACDE \\ + \bar{A}\bar{B}\bar{C}\bar{D}\bar{E} + \bar{A}\bar{B}C\bar{D}\bar{E}$$

P.T.O.

Binary code
 $B_3 \ B_2 \ B_1 \ B_0$
 0 0 0 0

 \longrightarrow
Gray code:
 $G_3 \ G_2 \ G_1 \ G_0$
 0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

$G_3 = B_3$

$G_2 = B_2 \oplus B_3$

$G_1 = B_1 \oplus B_2$

$G_0 = B_0 \oplus B_1$

18/9

		G_2				
		00	01	11	10	
$B_3 \ B_2$	$B_1 \ B_0$	00	0 ₀	0 ₁	0 ₃	0 ₂
		01	1 ₄	1 ₅	1 ₇	1 ₆
$B_3 \ B_2$	$B_1 \ B_0$	11	0 ₁₂	0 ₁₃	0 ₁₅	0 ₁₄
		10	1 ₈	1 ₉	1 ₁₁	1 ₁₀

$$G_2 = B_2 \overline{B_3} + B_3 \overline{B_2}$$

$$B_3 \oplus B_2$$

		G_1				
		00	01	11	10	
$B_3 \ B_2$	$B_1 \ B_0$	00	0 ₀	0 ₁	1 ₃	1 ₂
		01	1 ₄	1 ₅	0 ₇	0 ₆
$B_3 \ B_2$	$B_1 \ B_0$	11	1 ₁₂	1 ₁₃	0 ₁₅	0 ₁₄
		10	0 ₈	0 ₉	1 ₁₁	1 ₁₀

$$G_1 = B_1 \overline{B_2} + B_2 \overline{B_1}$$


$$B_1 \oplus B_2$$

$B_3 B_2$	00	01	11	10	G_0
00	0 ₈	1 ₁	0 ₃	1 ₂	G_0
01	0 ₄	1 ₅	0 ₇	1 ₆	
11	0 ₁₂	1 ₁₃	0 ₁₅	1 ₁₄	
10	0 ₈	1 ₉	0 ₁₁	1 ₁₀	

$$G_0 = B_1 \bar{B}_0 + B_0 \bar{B}_1$$

$$B_1 \oplus B_0$$

Circuit:



$G_3 G_2$	00	01	11	10	B_2
00	0 ₈	0 ₁	0 ₃	0 ₂	
01	1 ₄	1 ₅	1 ₇	1 ₆	
11	0 ₁₂	0 ₁₃	0 ₁₅	0 ₁₄	
10	1 ₈	1 ₉	1 ₁₁	1 ₁₀	

$$B_2 = G_3 \oplus G_2$$

$G_1 G_0$	00	01	11	10	B_1
00	0 ₈	0 ₁	1 ₃	1 ₂	
01	1 ₄	1 ₅	0 ₇	0 ₆	
11	0 ₁₂	0 ₁₃	1 ₁₅	1 ₁₄	
10	1 ₈	1 ₉	0 ₁₁	0 ₁₀	


$$B_1 = \bar{G}_2 \bar{G}_3 G_1 + \bar{G}_3 G_2 \bar{G}_1 + G_3 G_2 G_1 + G_3 \bar{G}_2 \bar{G}_1$$

$$B_1 = G_3 \oplus G_2 \oplus G_1$$

$G_3 G_2$	$G_1 G_0$	B_0			
00	01	11	10	11	10
00	0	1	0	1	0
01	1	0	1	0	6
11	0	1	0	1	14
10	1	0	1	11	10

$$B_0 = G_1 \oplus G_2 \oplus G_3 \oplus G_0$$

Circuit:



$B_3 = G_3$
$B_2 = G_3 \oplus G_2$
$B_1 = G_3 \oplus G_2 \oplus G_1$
$B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$

Concept

Don't care (X)

A	B	C	O/P
0	0	0	X
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

A	BC	00	01	11	10
0	X	0	1	1	0
1	0	0	1	1	1

$$BC + AB$$

Take X=0

$\therefore X=1$ gives extra term

X can be considered as 0 or 1 depending on the situation provided. Goal: Minimize terms.

A	B	C	O/P
0	0	0	X
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

BC

00	01	11	10
0	X	1	1
1	1	1	0

$$\bar{B} + \bar{A}\bar{C}$$

Take X as 1.
so that it can
be simplified.

Q) $F(A, B, C, D) = \sum(m_0, m_2, m_3, m_4, m_6, m_8, m_9, m_{12}, m_{13})$
 $+ \sum(d_1, d_5, d_{15})$

CD

00	01	11	10
0	X	1	1
01	X	0	1
11	1	1	X
10	1	0	0

$$X_1 \& X_5 = 1$$


$\therefore 8$ formation

$$X_{15} = 0$$


\because Extra term &
combination 1 is
already a part of 8

$$\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{D}$$


P.T.O




7408 Quad 2 input
AND Gates




7432 Quad 2 input
OR Gates




7400 Quad 2 input
NAND Gates




7402 Quad 2 input
NOR Gates




7486 Quad 2 input
XOR Gates



747266 Quad 2 input
XNOR Gates



74133 Single 13 input




7404 Hex NOT Gates
(Inverters)


18/9

Lab-3

$$\textcircled{2} \quad \sum(m_0, m_2, m_4, m_6) + \sum(d_1, d_5)$$



$$\textcircled{3} \quad \sum(m_0, m_1, m_2, m_3, m_5, m_7, m_8, m_{10}, m_{14}) + \sum(d_9, d_{13})$$



P.T.O

19/9

BCD → Binary Coded Decimal

4	8	12
0100	1000	0001 0010
1	2	

Binary code

$$\begin{matrix} B_3 & B_2 & B_1 & B_0 \\ 0 & 0 & 0 & 0 \end{matrix}$$

BCD

$$\begin{matrix} D_4 & D_3 & D_2 & D_1 & D_0 \\ 0 & 0 & 0 & 0 & 0 \end{matrix}$$

0000 → 00000

0001 → 00001

0010 → 00010

0011 → 00011

0100 → 00100

0101 → 00101

0110 → 00110

0111 → 00111

1000 → 01000

1001 → 01001

1010 → 10000 (10)

1011 → 10001 (11)

1100 → 10010 (12)

1101 → 10011 (13)

1110 → 10100 (14)

1111 → 10101 (15)

15 - 1111 (Binary)
15 - $D_4 | 0101$ (BCD)
1 5

$$B_0 = D_0$$

$B_3 B_2$	$B_1 B_0$	00	01	11	10
00	0	0	1	3	1
01	0	0	1	7	1
11	1	1	0	0	0
10	0	0	0	11	10

$$D_1 = \overline{B}_1 B_2 B_3 + B_1 \overline{B}_3$$

B_3B_2	$B_3\bar{B}_2$	\bar{B}_3B_2	$\bar{B}_3\bar{B}_2$
00	00	01	11
01	14	15	17
11	012	013	115
10	08	09	011

$$D_2 = B_2B_1 + \bar{B}_3B_2$$

B_3B_2	$B_3\bar{B}_2$	\bar{B}_3B_2	$\bar{B}_3\bar{B}_2$
00	00	01	11
01	04	05	07
11	012	013	115
10	18	19	011

$$D_3 = B_3\bar{B}_2\bar{B}_1$$

B_3B_2	$B_3\bar{B}_2$	\bar{B}_3B_2	$\bar{B}_3\bar{B}_2$
00	00	01	11
01	04	05	07
11	112	113	115
10	08	09	111

$$D_4 = B_3B_2 + B_2B_1$$

$$D_3 = B_3\bar{B}_2\bar{B}_1$$

$$D_2 = \bar{B}_3B_2 + B_2B_1$$

$$D_1 = B_3\bar{B}_2\bar{B}_1 + B_1\bar{B}_3$$

$$D_0 = B_0$$

$$D_4 = B_3 B_2 + B_2 B_1$$


$$D_3 = B_3 \bar{B}_2 \bar{B}_1$$

$$D_2 = \bar{B}_3 B_2 + B_2 B_1$$

$$D_1 = B_3 \bar{B}_2 \bar{B}_1 + \bar{B}_1 \bar{B}_3$$

$$D_0 = B_0$$

Circuit Diagram :




→ Addition :

A	B	S	Sum
			Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S \rightarrow \text{XOR } (A\bar{B} + \bar{A}B = A \oplus B)$$

$$C \rightarrow \text{AND } (A \cdot B)$$

Half - Adder :



X	Y	C_{in}	S	C
1	1	1	1	1
1	1	0	0	1
1	0	1	0	1
1	0	0	1	0
0	1	1	0	1
0	1	0	1	0
0	0	1	1	0
0	0	0	0	0

But $\begin{array}{r} 1 \\ 1 \\ \hline 10 \end{array}$ Half Adder can handle only 2 inputs
 \therefore We use Full Adder

$$S : X \oplus Y \oplus Z$$

$$C : \overbrace{XY + YZ + ZX}^{\circ}$$


	BC	S			
A	00	01	11	10	
0	0	0	1	0	1_2
1	1	0	0	1	0_4

	BC	C			
A	00	01	11	10	
0	0	0	1	0	0_2
1	0	1	1	1	1_6

Without using Half Adders

29:

Full Adders using 2 Half Adders



Subtractor:

X	Y	D	B
1	1	0	0
1	0	1	0
0	1	1	1
0	0	0	0

$$\begin{array}{r} -0 \\ -0 \\ \hline 00 \end{array}$$


$\nwarrow \swarrow$

B D

$$\begin{array}{r} -1 \\ -0 \\ \hline 11 \end{array}$$

$$D = X \oplus Y$$

$$B = \bar{X}Y$$



X	Y	Z	D	B
1	1	1	1	1
1	1	0	0	0
1	0	1	0	0
1	0	0	1	0
0	1	1	0	1
0	1	0	1	1
0	0	1	1	1
0	0	0	0	0

$$D = X \oplus Y \oplus Z$$

$$B = Z(X \oplus Y) + \bar{X}Y$$

B

$X \backslash Y \backslash Z$	00	01	11	10
0	0 ₀	1 ₁	1 ₃	1 ₂
1	0 ₄	0 ₅	1 ₇	0 ₆


$$\bar{X}Z + \bar{X}Y + YZ$$




$$B_0 = X\bar{Y}$$

$$B_{out} (B_1) = (\bar{X} \oplus Y)Z + \bar{X}Y$$

Full Subtractor



→ 4-bit Full Adder:




$$\begin{array}{r} 1 \ 1 \\ 1 \ 0 \ 1 \ 0 \\ 0 \ 1 \ 1 \ 1 \\ \hline 1 \ 0 \ 0 \ 0 \ 1 \end{array}$$

→ 4-bit Subtractor using Adder:

$$\begin{array}{r} 14 \\ - 5 \\ \hline 9 \end{array}$$

$$14 + 2s \text{ complement of } 5 = 9$$

$$\begin{array}{r} 1 \ 1 \ 1 \ 0 \rightarrow 14 \\ 1 \ 0 \ 1 \ 1 \rightarrow 2s \text{ c}(5) \\ \hline ① \underbrace{1 \ 0 \ 0 \ 1}_{\rightarrow 9} \end{array}$$




$$2s \text{ complement} = 1 + \underbrace{\text{1s complement}}_{C_0} \quad \underbrace{\text{Not gates}}_{\text{Not gates}}$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

→ 4-bit Adder - Subtractor :



Note : Output carry (C_4) is ignored in subtraction

When $A < B$:

$$\begin{array}{r} 10 \\ - 12 \\ \hline \end{array} \equiv \begin{array}{r} 1010 \\ - 1100 \\ \hline \end{array}$$

$10 + 2s$ complement of 12 :
 \downarrow
 1010 $\overbrace{-}^{0100}$


$$\begin{array}{r} 1010 \\ 0100 \\ \hline 1110 \end{array}$$

No carry
 \downarrow
 Indicating output is in Two-s complement form


\therefore When $CTR = 1$ & $C_4 = 0 \Rightarrow A < B$

But Answer displayed — $1\overbrace{1110}$

To convert 2s complement result into its true form,
 One more adder circuit is introduced.






The XOR gates calculate 1's complement



$$\left. \begin{aligned} C_1 &= G_0 + P_0 C_0 \\ C_2 &= G_1 + P_1 C_1 \\ C_3 &= G_2 + P_2 C_2 \end{aligned} \right\} \Rightarrow C_n = G_{n-1} + P_{n-1} \cdot C_{n-1}$$

$$\begin{aligned} C_2 &= G_1 + P_1 C_1 \\ &= G_1 + P_1 (G_0 + P_0 C_0) \\ \therefore C_2 &= G_1 + P_1 G_0 + P_0 P_1 C_0 \end{aligned} \quad \left| \quad \begin{aligned} C_3 &= G_2 + P_2 C_2 \\ &= G_2 + P_2 (G_1 + P_1 G_0 + P_0 P_1 C_0) \\ &= G_2 + P_2 G_1 + P_1 P_2 G_0 + P_0 P_1 P_2 C_0 \end{aligned} \right.$$






$$\rightarrow \bar{x}y + z(\bar{x} \oplus y)$$

$$B = \bar{x}y + \bar{x}z + yz$$

$$D = x \oplus y \oplus z$$



	<u>Binary Sum</u>	<u>BCD Sum</u>
(0)	00000	$0\ 0\ 0\ 0\ 0\ (0)$
(1)	00001	$0\ 0\ 0\ 0\ 1\ (1)$
\vdots	\vdots	\vdots
(9)	01001	$0\ 1\ 0\ 0\ 1\ (9)$
(10)	01010	$1\ 0\ 0\ 0\ 0\ (16)$
(11)	01011	$1\ 0\ 0\ 0\ 1\ (17)$
(12)	01100	$1\ 0\ 0\ 1\ 0\ (18)$
(13)	01101	$1\ 0\ 0\ 1\ 1\ (19)$
(14)	01110	$1\ 0\ 1\ 0\ 0\ (20)$
(15)	01111	$1\ 0\ 1\ 0\ 1\ (21)$
(16)	10000	$1\ 0\ 1\ 1\ 0\ (22)$
(17)	10001	$1\ 0\ 1\ 1\ 1\ (23)$
(18)	10010	$1\ 1\ 0\ 0\ 0\ (24)$

$S_2 S_1 S_0$	B_4							
00	0_0	0_1	0_3	0_2	0_6	0_7	0_5	0_4
01	0_8	0_9	1_{11}	1_{10}	1_{14}	1_{15}	1_{13}	1_{12}
11	X_{24}	X_{25}	X_{27}	X_{26}	X_{30}	X_{31}	X_{29}	X_{28}
10	1_{16}	1_{17}	X_{19}	1_{18}	X_{22}	X_{23}	X_{21}	X_{20}

$$B_4 = C + S_1 S_3 + S_2 S_3$$

25/9

→ Magnitude Comparator:

$$A < B : \bar{A}_0 B_0$$

$$A > B : A_0 \bar{B}_0$$

$$A = B : A_0 B_0 + \bar{A}_0 \bar{B}_0 = A_0 \odot B_0$$

A_0	B_0	$A < B$	$A > B$	$A = B$
0	0	0	0	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	1

1-bit Comparator → 2 variables - 4 rows

2-bit Comparator → 4 variables - 16 rows

n -bit Comparator → 2n variables - 2^n rows


n : no. of bit of each number

Values : 2^{2n}	1 - 4
	2 - 16
	3 - 64

B_1	B_0	A_1	A_0	$A = B$	$A < B$	$A > B$
0	0	0	0	1	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	1	0	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	0	1	0
1	0	0	1	0	1	0
1	0	1	0	1	0	0
1	0	1	1	0	0	1
1	1	0	0	0	1	0
1	1	0	1	0	1	0
1	1	1	0	0	1	0
1	1	1	1	1	0	0

$$A \odot B = \overline{A \oplus B}$$

$$\begin{array}{c} A \bar{B} \\ \hline \overline{A \bar{B} + \bar{A} B} \end{array}$$



$$\rightarrow \begin{array}{cccc} 0 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1 \end{array} - A$$

$$A_3 \ A_2 \ A_1 \ A_0$$

$$B_3 \ B_2 \ B_1 \ B_0$$

$$0 \ 0 \ 0 \ 1$$

$$A_3 = B_3 \Rightarrow A_3 \bar{B}_3$$

Then, go for $A_2 \& B_2$.

Then, go for $A_1 \& B_1$

Lastly, go for $A_0 \& B_0$

$$1^{\text{st}} \text{ step} \Rightarrow A = B : A \odot B$$

$$A = B \Rightarrow (A_3 \odot B_3) \cdot (A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

$$(A_3 \oplus B_3) \cdot (\bar{A}_2 \oplus B_2) \cdot (\bar{A}_1 \oplus B_1) \cdot (\bar{A}_0 \oplus B_0)$$

$$\therefore A = B \Rightarrow X_3 \cdot X_2 \cdot X_1 \cdot X_0$$

$$[X = A \oplus B]$$


$$2^{\text{nd}} \text{ step} \Rightarrow A > B : A\bar{B}$$

$$\therefore A > B \Rightarrow A_3 \bar{B}_3 + \bar{X}_3 \cdot A_2 \bar{B}_2 + \bar{X}_3 \bar{X}_2 \cdot A_1 \bar{B}_1 + \bar{X}_3 \bar{X}_2 \bar{X}_1 \cdot A_0 \bar{B}_0$$

$$3^{\text{rd}} \text{ Step} \Rightarrow A < B : \bar{A}\bar{B}$$

$$\therefore A < B \Rightarrow \bar{A}_3 B_3 + \bar{X}_3 \cdot \bar{A}_2 B_2 + \bar{X}_3 \bar{X}_2 \cdot \bar{A}_1 B_1 + \bar{X}_3 \bar{X}_2 \bar{X}_1 \cdot \bar{A}_0 B_0$$


Circuit:



25/9


Lab - 4

Q1) Full - Adder



Inputs			Outputs	
A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Q2) Full - Subtractor




P.T.O

27/9

Decoder:



Encoder:




$$1 \quad 2^1 = 2$$

$$2 \quad 2^2 = 4$$

$$3 \quad 2^3 = 8$$

$n:m$ decoder \rightarrow Ex. Naming - 4:16 decoder


(1) 2:4 Decoder:





A	B	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Only one output can be high for an input combination

• 2:4 Decoder:






NAND is used instead of AND :: NAND \rightarrow Cheaper

Let us look at 3:8 Decoder

\hookrightarrow Advantage: Full Adder

Decoder: Each output is attached to a bulb.

P.T.O



$$S(m_1, m_2, m_4, m_7)$$

$$C(m_3, m_5, m_6, m_7)$$

$$S = X \oplus Y \oplus Z$$


$$\left(\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \right)$$

S

$X \backslash YZ$	00	01	11	10
0	0 ₈	1 ₁	0 ₃	1 ₂
1	1 ₄	0 ₅	1 ₇	0 ₆

X	Y	Z	S	C
0	0	0	1	1
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	0

→ Encoder: [As an Advantage]



$$X : 4, 5, 6$$

$$Y : 2, 3, 6, 7$$

$$Z : 1, 3, 5, 7$$

$$X = D_4 + D_5 + D_6$$

$$Y = D_2 + D_3 + D_6 + D_7$$

$$Z = D_1 + D_3 + D_5 + D_7$$

28/9

Revision


Q) $\sum(m_1, m_2, m_4, m_6, m_8, m_{17}, m_{19}, m_{25}, m_{28}, m_{30}, m_9, m_{11}, m_{23}, m_{15}, m_{29})$

		CDE	AB	000	001	011	010	110	111	101	100
			00	0	1	1	3	1	2	1	6
			01	1	8	1	9	1	11	1	15
			11	24	1	25	1	27	26	1	30
			10	16	1	17	1	19	18	22	23
											21
											20

Q)

		CDE	AB	000	001	011	010	110	111	101	100	
			00	0	1	3	2	6	7	5	4	
			01	8	9	11	1	10	1	14	1	15
			11	24	25	27	26	30	31	29	28	
			10	16	17	19	18	22	23	21	20	

→ 4-bit look ahead carry adder:



$$C_2 = P_1(P_0 C_0 + G_0) + G_1 \\ = P_0 P_1 C_0 + P_1 G_0 + G_1$$

$$C_1 = P_0 C_0 + G_0$$


$$C_2 = P_1 C_1 + G_1$$

$$C_3 = P_2 C_2 + G_2$$

$$C_3 = P_2 (P_0 P_1 C_0 + P_1 G_0 + P_1) + G_2 \\ = P_0 P_1 P_2 C_0 + P_1 P_2 G_0 + P_1 P_2 + G_2$$

→ Floating Point number - IEEE 754

↪ 32 bit



Ex. 0 (0000010 11010000...)

$(41680000)_{16}$

s | 0 100 0001 0 | 1101000 ...
m

$s = 0 \Rightarrow$ Positive

$$e - D = 130 - 127 = 3$$

power = +3

1. mantissa

$$= 1.11010000 \dots \times 2^3$$

$$= (1110.1)_2$$

$$= \underline{\underline{(14.5)}_{10}}$$

Q) 10111110 1101000 ...
-ve e m $\leftarrow (BF680000)_{16}$


$$126 - 127 = -1$$

$$\Rightarrow -1.1101 \times 2^{-1}$$

$$\Rightarrow -0.11101$$

$$\Rightarrow (-0.90625)_{10}$$

P.T.O




No output will be realised if
Enable bit is off.

E	A	B	D ₀	D ₁	D ₂	D ₃
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1


Multiplexer — Variation of this


- Decoder — Input is not controlled
- Selecting one among the inputs to be passed into the circuit as the output — Multiplexer
- Multiplexer — similar to Decoder
- Ex. Railway Track — Controlling which train track to switch to
- Restricting certain access to outside world from a network.
Multiplexer's logic is implemented inside a network.

- (1) Input lines
- (2) Selection/ Select lines
- (3) Output lines




Note : Multiplexer always has only 1 output






8 : 1 Multiplexer :



Realising a circuit for Half-bit Adder :

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




Observation:

When $A = 0 \Rightarrow S = B$

When $A = 1 \Rightarrow S = \bar{B}$

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




i.e. Reducing 4:1 circuit to a 2:1 Multiplexer for 2 variable function
 \therefore Multiplexer is used, Decoder cannot realise this.

Observation:

When $A = 0 \Rightarrow C = 0$

When $A = 1 \Rightarrow C = B$

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



H.W


Full Adder - Sum & Carry

9/10

$F(A, B, C) \rightarrow$ Best case of Multiplexer : 4×1
 $\because 2^3$

1 variable less $\Rightarrow 2^2 = 4$

A	B	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




A : MSB

Z : LSB


In form of a K-map.

		BZ				(S)
		00	01	10	11	
(A)	0	0 ₀	1 ₁	1 ₂	0 ₃	(S)
	1	1 ₄	0 ₅	0 ₆	1 ₇	
		A	\bar{A}	\bar{A}	A	




wherever 1 is there,
write corresponding
to that (for 0-1 case)

		BZ				(C)
		00	01	10	11	
(A)	0	0 ₀	0 ₁	0 ₂	1 ₃	(C)
	1	0 ₄	1 ₅	1 ₆	1 ₇	
		0	A	A	1	



Note :
$$\begin{cases} 1 \& 1 = 1 \\ 0 \& 0 = 0 \end{cases}$$

		BZ				C
		00	01	10	11	
A	0	0	1	0	1	
	1	0	1	1	0	
		0	1	A	\bar{A}	



→ Priority encoder → Gives priority to an input when multiple inputs are given.

Highest number, i.e. in this case, to I_3

	I_0	I_1	I_2	I_3	A	B	V
1	1	0	0	0	0	0	1
2	X	1	0	0	0	1	1
4	X	X	1	0	1	0	1
8	X	X	X	1	1	1	1
	0	0	0	0	X	X	0

$$A = I_2 + I_3 \times$$

I_0 and I_1 does not come in output ∵ Don't cares.

$$A = I_2 \cdot \bar{I}_3 + I_3$$

Similarly,
 $B = I_1 \bar{I}_2 \bar{I}_3 + I_3$

$$V = I_0 + I_1 \bar{I}_2 \bar{I}_3 + I_3$$

Valid bit, Checks if output is valid for 0 values.

→ POS:

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

$$\begin{aligned}
 F(A, B) &= A\bar{B} + \bar{A}B + AB \\
 &= B(A + \bar{A}) + A\bar{B} \\
 &= B + A\bar{B} \\
 &= B + A
 \end{aligned}$$

Product of Sum — POS
 ↪ i.e. Max terms — Perspective

i.e. Check for Zeros

Basic Operation : Sum

Then, Product of sums

$$0 \rightarrow A$$

$$1 \rightarrow \bar{A}$$

Check for $F(A, B) = 0$

$$\underline{(A + B)} \longrightarrow \text{Pos}$$

To convert into truth Table, $A \rightarrow 0 \& B \rightarrow 0$

While realising the expression, Write it as it is

Ex.

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

$$\therefore (A + B) \cdot (\bar{A} + \bar{B})$$

$$\Rightarrow A \cdot \bar{A} + \bar{A} \cdot B + A \cdot \bar{B} + B \cdot \bar{B}$$

$$\Rightarrow A\bar{B} + \bar{A}B$$

P.T. O

→ Hardware:

- (1) 4 bit BCD adder using Two 4-bit full adders
- (2) 2 bit Adder / Subtractor

(1)






Fig. 3.32 Block diagram of BCD adder

(2)



Hardware :

Input : I_1, I_0 (2 bit I/P) and Select bit S_0 , to select b/w below operations :

If $S_0 = 0$:

Add with $((\text{Last 4 digits of your roll number}) \% 4)$ to I_1, I_0

Else :


Return 2^s complement of I_1, I_0 as output

Software:


Question : Two 4-bit Grey codes, Convert them into Binary code and add them.

Then, convert the result back into Grey code and display as output.


Solution :



G2B Module




B2G Module



FA module

Main:



10/10

A	B	F
0	0	0
0	1	1
1	0	1
1	1	()

$$SOP : \bar{A}B + A\bar{B} + AB$$


$$POS : A + B$$

$$\overline{\overline{F}} = F$$

$$\begin{aligned} \overline{(\bar{A}B + A\bar{B} + AB)} &= \overline{(\bar{A}B \cdot A\bar{B} \cdot AB)} \\ &= \overline{\overline{AB}} \\ &= A + B \end{aligned}$$

Ex.

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



$$F = (B+C) \cdot (\bar{B}+\bar{C})$$

Application of max-terms method :

AB	00	01	11	10
00	1 ₈	1 ₁	1 ₃	1 ₂
01	1 ₄	1 ₅	1 ₇	1 ₆
11	1 ₁₂	0 ₁₃	1 ₁₅	1 ₁₄
10	1 ₈	1 ₉	1 ₁₁	1 ₁₀

$$\rightarrow \text{Maxterm : } \bar{A} + \bar{B} + C + \bar{D}$$

i.e. Convenient to represent

Ex. Solve using SOP method :

$$F(A, B, C, D) = \overline{I}\overline{L}(13)$$


Where 0 is present

Ex. Design a multiplexer

$$F(A, B, C) = \Pi(1, 3, 5)$$

Sol: $F(A, B, C) = \sum(0, 2, 4, 6, 7)$

		F			
		00	01	11	10
A		0	1	0	1
0					
1					
		1	0	A	1



$$(B + \bar{C}) \cdot (A + \bar{C}) = F$$

High $\rightarrow 1$
Low $\rightarrow 0$

But we treat $(\bar{A} \rightarrow 1)$
 $(A \rightarrow 0)$
just temporarily

(1) 001 - $A + B + \bar{C}$

(3) 011 - $A + \bar{B} + \bar{C}$

(5) 101 - $\bar{A} + B + \bar{C}$

$$\therefore F = (A + B + \bar{C}) \cdot (A + \bar{B} + \bar{C}) \cdot (\bar{A} + B + \bar{C})$$

Note:

$$\Pi = \sum \quad (\text{Negation})$$

→ Group of circuits - Combinational circuits

 ↳ set of gates

Values are just being passed.


Next time, if new value is given, the old value is not retained.

Solution: Storage

 ↳ In Memory

i.e. Sequential circuit


 ↳ Store the data and give it back to the circuit.
 ↳ Biggest Invention



★ Flip Flop : Stores single bit

 ↳ Stores particular state
 i.e. 0 or 1.

 ↳ Basic circuit : Latch
 4 types



Looping


Asynchronous — Doesn't depend on time

Synchronous — Able to relate (In same state)

Time → Clock
Discrete Time events

14/10

→ RS Latch:



Previous State : $Q(t)$

Next State : $Q(t+1)$

Assuming $Q(t) = 0$ & $\bar{Q}(t) = 1$

[Trace it for minimum 1.5 cycles for result.]

R	S	$Q(t+1)$	$\bar{Q}(t+1)$
0	1	1	0 ↗ → Set
1	0	0	1 ↗ → Reset
0	0	0	1 ↗ → Retain
1	1	0	0 ↗ → Indeterminate case


Assume $Q(t) = 1$ & $\bar{Q}(t) = 0$

R	S	$Q(t+1)$	$\bar{Q}(t+1)$
0	1	1	0 ↗ → Set
1	0	0	1 ↗ → Reset
0	0	1	0 ↗ → Retain
1	1	0	0 ↗ → Indeterminate case

R : Reset

S : Set

Flipflop → RS



SR latch

Assuming $Q(t) = 0$ & $\bar{Q}(t) = 1$


R	S	$Q(t+1)$	$\bar{Q}(t+1)$
0	1	0	1 ↴ → Reset
1	0	1	0 ↴ → Set
0	0	1	1 ↴ → Indeterminate
1	1	0	1 ↴ → Retain

Set : Making the output as 1 irrespective of previous value.

Reset : Making the output as 0 irrespective of previous value.

Assume $Q(t) = 1$ & $\bar{Q}(t) = 0$

R	S	$Q(t+1)$	$\bar{Q}(t+1)$
0	1	0	1 ↴ → Reset
1	0	1	0 ↴ → Set
0	0	1	1 ↴ → Indeterminate case
1	1	1	0 ↴ → Retain




15/10

Clock:


Speed : frequency \rightarrow 0 1 : Alternatively



Signal



• RS Flipflop



C1k \rightarrow Clock


+ve clock cycle = 1
-ve clock cycle = 0

Clock = 0 \Rightarrow Output is retained

Clock = 1 \Rightarrow RS latch depending on R & S

R	S	$Q(t+1)$	$\bar{Q}(t+1)$
0	0	0	1 → Retain
0	1	1	0 → Set
1	0	0	1 → Reset
1	1	0	0 → Indeterminate case

SR flip flop:



S	R	$Q(t+1)$	$\bar{Q}(t+1)$
1	0	1	0 → Set
0	1	0	1 → Reset
0	0	1	0 → Retain
1	1	0	0 → Indeterminate case

Clock = 0 \Rightarrow Output is retained


Clock = 1 \Rightarrow SR latch depending on S & R

For not retaining, We use D flip-flop.

D : Data
↓

We cannot give clock input & retain the value.

Connect S to R using
NOT gate



A Pulse based flip flop
Cannot retain beyond
one clock cycle

Disadvantage : Cannot retain more than 1 cycle


Advantage : No Indeterminate state

∴ Operation of D Flipflop is proper.


D	$Q(t+1)$	$\bar{Q}(t+1)$	Characteristic Table (AKA Truth Table)
0	0	1	
1	1	0	
X	Q_t	$\bar{Q}(t+1)$	

When Clock = 0 , X

Time Diagram:



18/10




← T - flip flop


Avoids indeterminate state

T : Toggle

Flipping the bit
($1 \rightarrow 0$ & $0 \rightarrow 1$)




φ	J	K	$Q(t+1)$
0	0	0	0 Retain
0	0	1	0 Reset
0	1	0	1 Set
0	1	1	1 Toggle
1	0	0	1 Retain
1	0	1	0 Reset
1	1	0	1 Set
1	1	1	0 Toggle




$$Q(t+1) = \overline{\varphi}J + \varphi\overline{K}$$

→ Master Slave Flip flop :




PRE	CLEAR	CLK	S	R	Q	Q̄	Mode
0	1	X	X	X	1	0	preset
1	0	X	X	X	0	1	cleared
0	0	X	X	X	0	0	not used (race)
1	1	—	0	0	1	1	hold
1	1	—	0	1	0	1	Reset
1	1	—	1	0	1	0	Set
1	1	—	1	1	1	1	not used (race)



• T-flip flop :

→ Edge triggered Flip flop :



Flip flop level → D cannot operate
Positive Pulse X
Edge Triggered ✓

When edge = 1, First clock cycle
Gets enabled.

Edge becomes pulse


Pulse cannot change input :: Edge based Flip-flop

Negative edge cycle — Nothing happens.

D connected in series — All occur in same cycle


3 cycles to reach the end.

i.e. n d flip flops take n cycles to reach the end.




19/10

Lab - 6




→ Make a comparator circuit (2 bit)



P.T.O


22/10

→ Serial Converters:




Edge Triggered - If D will take 4 cycles


- Right Shift Register:




- Left Shift Register:




23/10




→ Parallel to Serial converter:



→ Parallel to Serial converter & Right Shift:



→ Universal Shift Register:





Right Shift : 00

Left Shift : 01


Parallel Input : 11


Retain (Hold) : 10



7474
Dual D Flip-Flop
with Preset and Clear

PISO Shift Register





Clk	Q_1	Q_0
0	0	0
1	0	1
2	1	0
3	1	1
4	0	0


+ve edge
-ve edge
+ve edge
-ve edge

Counter

This is called Asynchronous counter \because it does not depend on the clock pulse but instead depends on previous output.
i.e. the edge makes the next one on or off.


This counter is called **modulo 4 counter**. $\because 0-3$ repeats
[modulo 10 counter : BCD]

Modulo 8 counter (Asynchronous)



Clk	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1

Modulo 16 Counter : (Asynchronous)



Clk	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	0	0	0	0
9	1	0	0	0
10	1	0	0	1
11	1	0	1	0
12	1	0	1	1
13	1	1	0	0
14	1	1	0	1
15	1	1	1	0
16	1	1	1	1
17	1	0	0	0

→ 7 Segment display :

Display :




a	b	c	d	e	f	g
1	1	1	1	1	1	0
0	0	0	1	1	0	0

Input : 4 bits
Output : 7 bits

Homework

B_3	B_2	B_1	B_0	a	b	c	d	e	f	g
0	0	0	0	1	1	1	0	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	0	0	1	1	1



a

B_3	B_2	B_1	B_0
00	01	11	10
1 ₀	0 ₁	0 ₃	0 ₂
1 ₄	1 ₅	0 ₇	1 ₆
X ₁₂	X ₁₃	X ₁₅	X ₁₄
1 ₈	1 ₉	X ₁₁	X ₁₀

b

B_3	B_2	B_1	B_0
00	01	11	10
1 ₀	0 ₁	0 ₃	1 ₂
0 ₄	0 ₅	0 ₇	1 ₆
X ₁₂	X ₁₃	X ₁₅	X ₁₄
1 ₈	0 ₉	X ₁₁	X ₁₀

c

B_3	B_2	B_1	B_0
00	01	11	10
0 ₀	0 ₁	1 ₃	1 ₂
0 ₄	1 ₅	0 ₇	1 ₆
X ₁₂	X ₁₃	X ₁₅	X ₁₄
1 ₈	0 ₉	X ₁₁	X ₁₀

d

B_3	B_2	B_1	B_0
00	01	11	10
1 ₀	1 ₁	1 ₃	0 ₂
1 ₄	1 ₅	1 ₇	1 ₆
X ₁₂	X ₁₃	X ₁₅	X ₁₄
1 ₈	1 ₉	X ₁₁	X ₁₀

e

B_3	B_2	B_1	B_0
00	01	11	10
1 ₀	1 ₁	1 ₃	1 ₂
1 ₄	0 ₅	1 ₇	0 ₆
X ₁₂	X ₁₃	X ₁₅	X ₁₄
1 ₈	1 ₉	X ₁₁	X ₁₀

f

B_3	B_2	B_1	B_0
00	01	11	10
1 ₀	0 ₁	1 ₃	1 ₂
0 ₄	1 ₅	1 ₇	1 ₆
X ₁₂	X ₁₃	X ₁₅	X ₁₄
1 ₈	1 ₉	X ₁₁	X ₁₀


g

B_3	B_2	B_1	B_0
00	01	11	10
0 ₀	0 ₁	1 ₃	1 ₂
1 ₄	1 ₅	0 ₇	1 ₆
X ₁₂	X ₁₃	X ₁₅	X ₁₄
1 ₈	1 ₉	X ₁₁	X ₁₀

$a = B_0 + B_1\bar{B}_2 + B_1\bar{B}_3 + \bar{B}_2\bar{B}_3$ $b = \bar{B}_1\bar{B}_3 + B_2\bar{B}_3$ $c = B_0\bar{B}_3 + B_2\bar{B}_3 + \bar{B}_1B_2 + B_1\bar{B}_2\bar{B}_3$ $d = B_1 + \bar{B}_2 + B_3$ $e = B_0 + \bar{B}_1 + B_2B_3 + \bar{B}_2\bar{B}_3$ $f = B_0 + B_2 + B_1B_3 + \bar{B}_1\bar{B}_3$ $g = B_0 + B_2\bar{B}_3 + B_1\bar{B}_2 + \bar{B}_0\bar{B}_1B_2$


25/10

→ Ripple counter: - mod 10



Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
0	0	0	0

→ Synchronous Mod-4 Up counter:




Depends on the previous
output & not on the clock.
 $\therefore 1 \ 1$

Q_1	Q_0
0	0
0	1
1	0
1	1


→ Synchronous mod-8 Counter:

- Up Counter:




Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

- Down counter:




Q_2	Q_1	Q_0
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

→ Synchronous mod-16 Up counter:



- Synchronous mod-16 Down counter:



Output is taken from Q .

But Circuit operates on \bar{Q} .


Up - Counter :

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


Down - counter:

Q_3	Q_2	Q_1	Q_0
1	1	1	1
1	1	1	0
1	1	0	1
1	1	0	0
1	0	1	1
1	0	1	0
1	0	0	1
1	0	0	0
0	1	1	1
0	1	1	0
0	1	0	1
0	1	0	0
0	0	1	1
0	0	1	0
0	0	0	1
0	0	0	0


→ Ring Counter




→ Modification : (Variation)




Q1) Up - Counter:





Q2) Down - Counter:



Q3) Combined:



Q4) 6-bit counter using 2-bit counter + 4-bit ripple counter




Connect ① Q1 to Clock A


② QA to Clock B

{ Output: φ1 φ2 φA φB φC φD

29/10



Example :



I	O
100	101
101	010
010	001
001	100

$$Q_t = 0, Q_{t+1} = 1$$

$$Q_t = 1, Q_{t+1} = 0$$

Excitation tables :



DFF:	Q_t	Q_{t+1}	D
	0	0	0
	0	1	1
	1	0	0
	1	1	1

$$D = Q_{t+1}$$

TFF:	Q_t	Q_{t+1}	T
	0	0	0
	0	1	1
	1	0	1
	1	1	0

$$T = Q_t \oplus Q_{t+1}$$


SR:	Q_t	Q_{t+1}	S	R
	0	0	0	X
	0	1	1	0
	1	0	0	1
	1	1	X	0



$$S = Q_{t+1}$$

$$R = \overline{Q_{t+1}}$$


JK :	Q_t	Q_{t+1}	J	K
0	0	0	X	
0	1	1	X	
1	0	X	1	
1	1	X	0	




(g)



Sol:



(g)



<u>Current</u>		<u>Next</u>			
Q_A	Q_B	Q_{A+1}	Q_{B+1}	T_A	T_B
0	0	0	1	0	1
0	1	1	1	1	0
1	1	0	0	1	1

$$T_A = Q_B$$


$$T_B = Q_A \odot Q_B$$

Q_A	Q_B	T_A	Q_A	Q_B	T_B
0	0	0	0	0	0
1	X	1	1	X	1


Q_A	Q_B	T_B	Q_A	Q_B	T_B
0	0	0	0	1	1
1	X	1	1	1	1

$$T_B = \overline{Q_B} + Q_A$$


Circuit Diagram:



Q/II



Sol:




		<u>Prev</u>	<u>Next</u>	
<u>A</u>	<u>B</u>	<u>A</u>	<u>B</u>	<u>T_A</u>
0	0	0	1	0
0	1	1	1	1
1	1	1	0	0
1	0	0	0	1

$$T_A = A \oplus B$$


$$T_B = A \circ B$$

Q)





Not Valid

But 3 flip-flops used.
 \because 3 max bits exist




Sol:


Prev		Next		J_A	K_A	J_B	K_B
A	B	A	B	0	X	1	X
0	0	0	1				
0	1	1	0	1	X	X	1
1	0	1	1	X	0	1	X
1	1	0	0	X	1	X	1




$J_A = B$
$K_A = B$
$J_B = \bar{1}$
$K_B = \bar{1}$



Note:




Cannot know which transition to go from.
Hence, an actual input ' x ' is taken.




$x = 0, 1$ (i/p)

Note:




Doesn't make sense

But,




Not deterministic, i.e. no one specific path exists.
Hence, we add input variable,

To differentiate multiple possibilities. (More than 1 transition)



' x ' is taken to choose which transition to undergo.

(Q)



Sol:

x is not required :: It only just decides the transition

	Prev		Next				
	x	A	B	A	B	T_A	T_B
0	1	0		0	0	1	0
0	1	0		0	1	1	1
X	0	1		0	0	0	1
X	0	0		X	X	X	X
X	1	1		X	X	X	X

No. of flip-flops
= No. of bits
= 2

This is an example of Finite Set Machine (FSM)

	AB	00	01	11	10
z	0	X ₀	O ₁	X ₃	1 ₂
1	X ₄	O ₅	X ₇	1 ₆	

	AB	00	01	11	10
z	0	X ₀	1 ₁	X ₃	O ₂
1	X ₄	1 ₅	X ₇	O ₆	

Selective Prime Implicants


i.e. Has 2 answers & both are perfectly valid

$$\text{i.e. } \{(x_0, x_4) = 0 \text{ or } (x_3, x_7) = 0\}$$

$$T_A = A \text{ (or) } \bar{B}$$

$$T_B = x + B \text{ (or) } x + \bar{A}$$

Circuit Diagram:



Cameo:






Hardware

Q1) Given 4 bits input, Check Parity :

i.e. If no. of 1s is odd \Rightarrow Output is 1

If no. of 1s is even \Rightarrow Output is 0.

Generate 0000 to 1111 (Set of Inputs using Counter)
and count the number of 1s of the counter's output

Circuit:




Figure 4: JK Flip Flop





Figure #1. 7400 IC logic diagram.




7410 IC Logic Diagram


Software

- Q) 4 bit Universal Shift Register
- Left Shift
 - Right Shift
 - Parallel Input (Using MUX)
 - Retain Value

Circuit:



8/11



x	Prev		Next		T_A	T_B
	A	B	A	B		
0	0	0	0	1	0	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	0	0	1	1
1	0	0	0	0	0	0
1	0	1	0	1	0	0
1	1	0	1	0	0	0
1	1	1	1	1	0	0


AB	T_A			
	00	01	11	10
0	0	1	1	0
1	0	0	0	0

$$T_A = \bar{x}B$$

AB	T_B			
	00	01	11	10
0	1	1	1	1
1	0	0	0	0


$$T_B = \bar{x}$$

- Circuit Diagram:



Whenever you reach 11 state, circuit should notify, Hence

Circuit :



This circuit notifies but the problem is, this counts cycles, i.e. the LED will be on the whole time.

Ex. if a stopwatch is stopped at a particular time, the counter will not stop.


Hence, Mealy is used.

Based on present state, we'll have output : Moore Machine


Based on present state + input, we'll have output : Mealy Machine

FSM

- Moore Machine (y : no. of states)
- Mealy Machine (y : no. of transitions)




Moore Machine



Mealy Machine

9/11



* Alan Turing

Moore Machine
H.W : Moore's Law


* Von Neumann - Computer Architecture

Prev		Next		T_A	T_B	y
A	B	A	B			
0	0	0	1	0	1	0
0	1	1	0	1	1	1
1	0	1	1	0	1	0
1	1	0	0	1	1	1


T_A			
A	B	0	1
0	0	0	1
1	0	2	3

$$T_A = B$$

- Circuit Diagram:




- Mealy Machine:



Even + Stay = 1
↳ Transition
↳ State

Mealy Machine primarily depends on the transition.



x	A	B	A	B	T_A	T_B	y
0	0	0	0	1	0	1	0
0	0	1	1	1	1	0	0
0	1	0	0	0	1	0	0
0	1	1	1	0	0	1	0
1	0	0	0	0	0	0	1
1	0	1	0	1	0	0	0
1	1	0	1	0	0	0	1
1	1	1	1	1	0	0	0

$x \backslash AB$	00	01	11	10
0	0	1	0	1
1	0	0	0	0


$x \backslash AB$	00	01	11	10
0	1	0	1	0
1	0	0	0	0

$$T_A = \bar{x}\bar{A}B + \bar{x}A\bar{B}$$

$$T_B = \bar{x}\bar{A}\bar{B} + \bar{x}AB$$


$$y = x\bar{B}$$

- Circuit Diagram:




Make a 2 bit counter, count the no. of 1's

Asynchronous:





Synchronous:



Explanation:

①




Prev		Next		T_A	T_B
A	B	A	B		
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1



$$\begin{aligned} T_A &= B \\ T_B &= 1 \end{aligned}$$

②

x	Prev		Next		T_A	T_B
	A	B	A	B		
0	0	0	0	0	0	0
1	0	0	0	1	0	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	0	0	1	1
0	0	1	0	1	0	0
0	1	0	1	0	0	0
0	1	1	1	1	0	0




$$T_A = xB$$

$$T_B = x$$

Circuit Diagram:



Q_A



Q_B

11/11

Assignment - I

B_3	B_2	B_1	B_0	a	b	c	d	e	f	g
0	0	0	0	1	0	0	1	1	1	0
0	0	0	1	1	0	1	1	0	1	1
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	0	0
0	1	0	1	0	1	1	0	0	0	0
0	1	1	0	1	1	1	1	1	1	0
0	1	1	1	1	1	0	1	1	0	1
1	0	0	0	1	1	1	0	0	0	0

CS23I1027



a

B_0B_1	B_2B_3	00	01	11	10
		1 ₀	1 ₁	1 ₃	1 ₂
00		0 ₄	0 ₅	1 ₇	1 ₆
01		X ₁₂	X ₁₃	X ₁₅	X ₁₄
11		1 ₈	X ₉	X ₁₁	X ₁₀

b

B_0B_1	B_2B_3	00	01	11	10
		0 ₀	0 ₁	1 ₃	1 ₂
00		1 ₄	1 ₅	1 ₇	1 ₆
01		X ₁₂	X ₁₃	X ₁₅	X ₁₄
10		1 ₈	X ₉	X ₁₁	X ₁₀

c

B_0B_1	B_2B_3	00	01	11	10
		0 ₀	1 ₁	1 ₃	0 ₂
00		1 ₄	1 ₅	0 ₇	1 ₆
01		X ₁₂	X ₁₃	X ₁₅	X ₁₄
10		1 ₈	X ₉	X ₁₁	X ₁₀

d

B_0B_1	B_2B_3	00	01	11	10
		1 ₀	1 ₁	1 ₃	1 ₂
00		0 ₄	0 ₅	1 ₇	1 ₆
01		X ₁₂	X ₁₃	X ₁₅	X ₁₄
10		0 ₈	X ₉	X ₁₁	X ₁₀

e

B_0B_1	B_2B_3	00	01	11	10
		1 ₀	0 ₁	0 ₃	1 ₂
00		0 ₄	0 ₅	1 ₇	1 ₆
01		X ₁₂	X ₁₃	X ₁₅	X ₁₄
10		0 ₈	X ₉	X ₁₁	X ₁₀


f

B_0B_1	B_2B_3	00	01	11	10
		1 ₀	1 ₁	0 ₃	0 ₂
00		0 ₄	0 ₅	0 ₇	1 ₆
01		X ₁₂	X ₁₃	X ₁₅	X ₁₄
10		0 ₈	X ₉	X ₁₁	X ₁₀

g

B_0B_1	B_2B_3	00	01	11	10
		0 ₀	1 ₁	1 ₃	1 ₂
00		0 ₄	0 ₅	1 ₇	0 ₆
01		X ₁₂	X ₁₃	X ₁₅	X ₁₄
10		0 ₈	X ₉	X ₁₁	X ₁₀

$a = \overline{B}_1 + B_2$ $b = B_0 + B_1 + B_2$ $c = B_0 + B_1\overline{B}_2 + B_1 \oplus B_3$ $d = \overline{B}_0\overline{B}_1 + B_2$ $e = B_1B_2 + \overline{B}_0\overline{B}_1\overline{B}_3$ $f = \overline{B}_0\overline{B}_1\overline{B}_2 + B_1B_2\overline{B}_3$ $g = \overline{B}_1B_2 + \overline{B}_1B_3 + B_2B_3$




C S 2 3 T 1 0 2 7
 ① ② ③ ④ ⑤ ⑥ ⑦ ⑧

Use Modulo-9 counter

Explained in
the next page
(Sequential Component)

Combinational part
already derived in
the previous page



Current				Next				T_A	T_B	T_C	T_D
A	B	C	D	A	B	C	D				
0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	1	1	0	0	0
0	0	1	1	0	1	0	0	0	0	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	1	0	0	1

$$T_D = 1$$

AB	CD				T_A
	00	01	11	10	
00	0 ₀	0 ₁	0 ₃	0 ₂	
01	0 ₄	0 ₅	1 ₇	0 ₆	
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄	
10	1 ₈	X ₉	X ₁₁	X ₁₀	

AB	CD				T_B
	00	01	11	10	
00	0 ₀	0 ₁	1 ₃	0 ₂	
01	0 ₄	0 ₅	1 ₇	0 ₆	
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄	
10	0 ₈	X ₉	X ₁₁	X ₁₀	


AB	CD				T_C
	00	01	11	10	
00	0 ₀	1 ₁	1 ₃	0 ₂	
01	0 ₄	1 ₅	1 ₇	0 ₆	
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄	
10	0 ₈	X ₉	X ₁₁	X ₁₀	

$$T_A = A + BCD$$



$$T_B = CD$$

$$T_C = D$$

Circuit:



11/11



Note : 2421 BCD exists

↪ Weighted but weights are different

* Excess 3 code :

↪ Non weighted

Ex. Excess 3 code of 1 is 4.

$$\begin{array}{r} 0001 \\ 0011 \\ \hline 0100 \end{array}$$

• Excess 3 of 18 :

$$\begin{array}{r} +3 +3 \\ 18 \\ \hline 0001 & 1000 \end{array}$$

• Addition :

$$\begin{array}{r} 18 \\ +13 \\ \hline \end{array}$$

Ans (BCD) : 31

Ans (E3) : 64

Ex. Addition

$$\begin{array}{r} 43 \\ 82 \\ \hline ? \end{array} \quad \begin{array}{l} \text{Ans}_{\text{BCD}} = 125 \\ \text{Ans}_{\text{E3}} = 158 \end{array}$$

$$\begin{array}{r} \text{BCD} \\ + 0100 \\ + 1000 \\ \hline 1100 \end{array} \quad \begin{array}{r} \text{BCD} \\ + 0011 \\ + 0010 \\ \hline 0101 \end{array}$$

$$\begin{array}{r} (+6) \\ 0110 \\ \hline 0010 \end{array} \quad \begin{array}{r} (+6) \\ 0110 \\ \hline 0101 \end{array}$$

$$\begin{array}{r} \text{E3} \\ \text{BCD} \\ (5)-3=2 \end{array} \quad \begin{array}{r} \text{E3} \\ \text{BCD} \\ (8)-3=5 \end{array}$$

$$\begin{array}{r} 0001 \\ 0001 \\ \hline 0011 \end{array} \quad \begin{array}{r} 1000 \\ 0011 \\ \hline 1011 \end{array}$$

$\downarrow \text{BCD} \rightarrow \text{Excess 3}$ $\downarrow \text{BCD} \rightarrow \text{Excess 3}$

$$\begin{array}{r} 0011 \\ 0110 (+6) \\ \hline 0101 \end{array} \quad \begin{array}{r} 1011 \\ 0110 (+6) \\ \hline 1001 \end{array}$$

$$\begin{array}{r} 0101 \\ + 1101 \\ \hline 0010 \end{array} \quad \begin{array}{r} 1001 \\ + 0011 \\ \hline 0100 \end{array}$$

∴ Carry $\rightarrow +3$

⑥ $\rightarrow (\text{E3})$ BCD : $4-3=1$

BCD : $6-3=3$ $\therefore \underline{\underline{3}}$

[1101 : 2^5 complement of 3]

Carry = 0 \Rightarrow Subtract 3
Carry = 1 \Rightarrow Add 3

→ Converter:

I/P → BCD				Excess - 3				$E_0 = \overline{B}_0$
B_3	B_2	B_1	B_0	E_3	E_2	E_1	E_0	
0	0	0	0	0	0	0	1	→ 0
0	0	0	1	0	1	1	0	→ 1
0	0	1	0	0	1	0	1	→ 2
0	0	1	1	0	1	1	0	→ 3
-				0	1	1	1	→ 4
0	1	0	0	1	0	0	0	→ 5
0	1	0	1	1	0	0	0	→ 6
0	1	1	0	1	0	0	1	→ 7
0	1	1	1	1	0	1	0	→ 8
1	0	0	0	1	0	1	1	→ 9
1	0	0	1	1	1	0	0	→ 9

This is Self Complementary, i.e.
Whatever numbers add upto 9
is BCD, their Excess 3 codes
are bitwise complements to
each other.

		E_2						E_1					
		$B_3 B_2$	00	01	11	10			$B_3 B_2$	00	01	11	10
			00	0 ₀	1 ₁	1 ₃	1 ₂			0 ₀	1 ₁	1 ₃	0 ₂
			01	1 ₄	0 ₅	0 ₇	0 ₆			1 ₄	0 ₅	1 ₇	0 ₆
			11	X ₁₂	X ₁₃	X ₁₅	X ₁₄			X ₁₂	X ₁₃	X ₁₅	X ₁₄
			10	0 ₈	1 ₉	X ₁₁	X ₁₀			1 ₈	0 ₉	X ₁₁	X ₁₀

		E_0						E_3					
		$B_3 B_2$	00	01	11	10			$B_3 B_2$	00	01	11	10
			00	1 ₀	0 ₁	0 ₃	1 ₂			0 ₀	0 ₁	0 ₃	0 ₂
			01	1 ₄	0 ₅	0 ₇	1 ₆			0 ₄	1 ₅	1 ₇	1 ₆
			11	X ₁₂	X ₁₃	X ₁₅	X ₁₄			X ₁₂	X ₁₃	X ₁₅	X ₁₄
			10	1 ₈	0 ₉	X ₁₁	X ₁₀			1 ₈	1 ₉	X ₁₁	X ₁₀

$E_0 = \overline{B}_0$
$E_1 = B_0 B_1 + \overline{B}_0 B_3 + \overline{B}_0 \overline{B}_1 B_2 + B_0 \overline{B}_2 \overline{B}_3$
$E_2 = \overline{B}_0 \overline{B}_1 B_2 + B_0 \overline{B}_2 + B_1 \overline{B}_2$
$E_3 = B_3 + B_0 B_2 + B_1 B_2$

Note:

Every Algo is Sequential Nature.

13/11



RAM - Random Access Memory → Volatile: Once powered off, the data is supposed to be erased

Non - Volatile



→ Basic Cell : / Binary Cell:

Select Lines



If Write = 1 \Rightarrow I/P = 1


If Read = 1 \Rightarrow O/P = 1


Mentioned as a
Latch but acts
as a flip flop.

0 = Write
1 = Read

Smallest Addressable value of unit - Word

↳ 4 bit





Hardware:

Q1) Make a counter in $1 \rightarrow 2 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 2 \dots$ manner.

Ask user for 2 bits

When counter = 1 \Rightarrow Add State (+1)

When counter = 2 \Rightarrow Subtract State (-2)

When counter = 3 \Rightarrow Bitwise XOR

Solution:


(i) Sequential Logic

$x \rightarrow$ Manual

To automate x , Take x as another flip flop.

Q : Indirectly converting Mealy Machine to Moore Machine

i.e.



Current			Next			T_A	T_B	T_C
A	B	C	A	B	C			
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	1	0	1	0	1
1	1	0	0	0	1	1	1	1

A	BC			T_A
	00	01	11	
0	X ₀	0 ₁	1 ₃	0 ₂
1	X ₄	X ₅	X ₇	1 ₆

$$T_A = BC + A$$

A	BC			T_B
	00	01	11	
0	X ₀	1 ₁	0 ₃	0 ₂
1	X ₄	X ₅	X ₇	1 ₆

$$T_B = \overline{B} + A$$

A	BC			T_C
	00	01	11	
0	X ₀	1 ₁	1 ₃	1 ₂
1	X ₄	X ₅	X ₇	1 ₆


$$T_C = 1$$

Advantage of Converting : Automation


Disadvantage : No. of states increase tremendously &
Inputs change

Circuit Diagram for counter:

$T_A = \Phi_A + \Phi_B \cdot \Phi_C$
$T_B = \Phi_A + \overline{\Phi_B}$
$T_C = 1$




(ii) Combinational logic :




MUX {


00 - Nothing	I_0
01 - Add	I_1
10 - Subtract	I_2
11 - XOR	I_3




4:1 MUX module



FA module



FS module



K : User Input - K_1, K_0

Low to High: Add K

High to Low: Subtract K

Software

(Q1) 4 Circuits : Down Counter - 4 bit

Ring Counter - 4 bit

Retain Value - 4 bit

Excess 3 converter , whose input is taken from the current output
(consider BCD Input) - 4 bit

Do not use extra flip-flops , i.e. use only 4 flip flops.

Any one will be activated at a time using switch.

(Q1) 4 Circuits : Up Counter - 4 bit

Johnson Counter - 4 bit

Retain Value - 4 bit

Excess 3 converter , whose input is taken from the current output
(consider BCD Input) - 4 bit

Do not use extra flip-flops , i.e. use only 4 flip flops.

Any one will be activated at a time using switch.

S - RAM : Static RAM

[COA course]

Basic Storage Medium

Word

Byte

 k : bits for address 2^k : values can be generated

↳ No. of words / address locations

Size of each word changes over time.

Ex. size \rightarrow 4 bytes, i.e. $w=4$

∴ 32 bits

$$k = 10$$

Each address will have

$$2^{10} \times 4 = 4096 \text{ bytes}$$

$$= 4 \text{ kilobytes}$$

$$\Rightarrow \text{Total Memory} = 4 \text{ kilobytes}$$

[1 kilobyte : 1024 bytes]

Q) Word Addressable system, word size = 2

Total Memory capacity = 32 kilobytes


Sol: In bytes, $32 \times 2^{10} = 2 \times 2^k$ $[w=2]$

$$\Rightarrow 2^5 \times 2^{10} = 2^{k+1}$$

$$\Rightarrow 2^{k+1} = 2^5$$

$$k = 14$$

∴ 14 bits

$$\begin{cases} \text{CN course} - 10^3 [1000] \\ \text{COA course} - 2^{10} [1024] \end{cases}$$


ROM : electric circuits operating on diode

↳ Cannot Modify Structure, Read-Only

Advantage : Fast

Disadvantage : Costly

[OS Course]

BIOS → ROM is used

↳ Booting

OS cannot be stored in RAM, since
On Switch on → Deleted, (Non-volatile)

Why Read-only, Why not Write?

Hence RAM is not used.

↳ It should not change. Start-up should not be modified.
i.e. Content changes → Corrupted → Cannot be reused.

Types of ROM : Erasable ROMs, Normal ROMs
(EPROM)

ROM does not use flip-flops.

↳ Given small voltage, whatever is stored will execute.

RAM : Sequential Circuit

ROM : Combinational Circuit (No memory unit)

