```
l509@cse:~/Documents/CS23I1027/Lab2Verilog/01$ iverilog half adder.v tb half add
er.v -o file
l509@cse:~/Documents/CS23I1027/Lab2Verilog/01$ vvp file
VCD info: dumpfile half adder.vcd opened for output.
Time = 0 \mid A = 0 \mid B = 0 \mid sum = 0 \mid carry = 0
Time = 10 \mid A = 0 \mid B = 1 \mid sum = 1 \mid carry = 0
Time = 20 | A = 1 | B = 0 | sum = 1 | carry = 0
Time = 30 | A = 1 | B = 1 | sum = 0 | carry = 1
l509@cse:~/Documents/CS23I1027/Lab2Verilog/Q1$ cd ../Q2
l509@cse:~/Documents/CS23I1027/Lab2Verilog/Q2$ iverilog full_adder.v tb_full_add
er.v -o file
l509@cse:~/Documents/CS23I1027/Lab2Verilog/Q2$ vvp file
VCD info: dumpfile full adder.vcd opened for output.
Time = 0 \mid A = 0 \mid B = 0 \mid C = 0 \mid sum = 0 \mid carry = 0
Time = 10 \mid A = 0 \mid B = 0 \mid C = 1 \mid sum = 1 \mid carry = 0
Time = 20 \mid A = 0 \mid B = 1 \mid C = 0 \mid sum = 1 \mid carry = 0
Time = 30 \mid A = 0 \mid B = 1 \mid C = 1 \mid sum = 0 \mid carry = 1
Time = 40 | A = 1 | B = 0 | C = 0 | sum = 1 | carry = 0
Time = 50 | A = 1 | B = 0 | C = 1 | sum = 0 | carry = 1
Time = 60 | A = 1 | B = 1 | C = 0 | sum = 0 | carry = 1
Time = 70 \mid A = 1 \mid B = 1 \mid C = 1 \mid sum = 1 \mid carry = 1
l509@cse:~/Documents/CS23I1027/Lab2Verilog/Q2$
```