```
1/8
```

OSN

```
OS: Coordinates everything
```

Middleman b/w Hardware and user

OS handles interactions with the disk and performs storage management.

2/8

```
include <stdio.h>
include <stdio.h>
include <stdib.h>
include <stdib.h>
include <sys/wait.h>
int main()(
    printf('This is parent. PID: 'd\n", (int)getpid());

if(rc 0)(
    printf('Fork failed'\n");
    exit(1);

}
else if(rc 0)(
    printf('This is child. PID: 'd\n", (int)getpid());

int rc_wait wait( );
    printf('This is parent my child is 'kd\n", rc);

}

printf('This is parent my child is 'kd\n", rc);

}

printf('Who am I? PID: 'd\n", (int)getpid());
return 0;

}
```

```
printf('Mho am 17 PID:Edin', Lines)

printf('Mho am 17 PID:Edin', Lines)

21 return 0.

22 return 0.

23 // wait() makes the parent wait for any one of the child and returns the pid of chil

24 // wait() makes the parent wait for any one of the child and returns the pid of child

25 // we can use wait() in a loop to wait for all children (loop will it doesn't return

25 // waitpid(child.pid) waits for the specified child

26 // waitpid(child.pid) waits for the specified child

27 // wait(), waitpid() only works for pareth child pair where parent waits for the children waits for pareth child pair where parent waits for the children waits for pareth child pair where parent waits for the children waits for pareth child pair where parent waits for the children waits for the children waits for pareth child pair where parent waits for the children waits for the child
```

5/8

 $OS \rightarrow divides$ CPU work, makes it feel like any process has infinite access to CPU.

Process \rightarrow Takes resources

· Memory :

— Static Memory → Variables [Stack] — Dynamic Memory → malloc, calloc (Heap]


What Constitutes a Process?

- · Unique Identifier (Process ID) getpid
- Memory Image
- Code and data (static)
- Code and data (static)
- Stack and Heap (Dynamic)
- · CPU Context: Registers
- Program Counte
- Current Operan
- Stack Pointer
- Pointers to open files and devices

Create memory image for the process

Allocate PC, SP

Kernel: Handles direct instructions with hardware
 Part of the code



Kernel has stack
→ Process

- API \rightarrow System calls (fork, exec, wait)

 Resides in Kernel
 - Limited Direct Execution (LDE) → CPU

fork()
$$\rightarrow$$
 System call 2 0×100

Kernel 2 0×200

4

System call \Rightarrow Mode change \Rightarrow User mode to Kernel Mode \Rightarrow TRAP Instruction: Changes privilege


IDT ⇒ OS code gets executed

→ Interrupt disrupt Table

Context -> PC, SP -> Saved

User stack X
Kernel Stack V
Per process level

10
11 syscall - 05




· Context Switch:


How to decide which process to run next -> Scheduling

In reality, Jobs can arrive at any time.

26 8



Socket → Abstraction → Allows communication
 API



Flow control: Control speed of data transmission.

• UDP → Unreliable at L4 :: Fire and Forget, i.e. responsible for giving data but not ensuring reciev but not ensuring recieving.

Headers differentiate TCP and UDP.

32 bits \ lightweight (8 bytes)

TCP -> 3 - way Handshake (Agreement)

L4 ensures packets getting delivered in-order.

Transmission Rate

· TCP Header:

- 1) Sequence number : Allows sequencing of data
- 2) Acknowledgement number: Sent back from reciever, to let the sender know that data was recieved and is waiting for next data.

Data is sent \longrightarrow wait to recieve acknowledgement (OS starts a timer)

Data is recieved Data is lost

Retress

OS does not want to waste resources

⇒: Starts a timer and if it elapses ⇒ Timed Out

Data can be lost even when acknowledgement no. > sequence no.

Acknowledgement cache -> Prevents Deadlock

Sender sends & waits for response (ACK) Reciever sends back & still on the way

"ITIT Timer -> 1/2 hour delay"

- RTT: Round Trip Time

Sample RTT: How much time

Estimated RTT: Keep updating estimation on every sample

(1-x) ERRT + (x) SRTT

If very high, :. Works only on current & not past

Default: 0.125

DeviationRTT: Worst case scenario, can happen but rarely $DRTT = (1-\beta) DRTT + \beta \times |SRTT - ERTT|$ \Rightarrow Weighted moving range $(\beta: 0.75)$ Timeout Interval = ERTT + $(4 \times DRTT)$ $(3 \rightarrow 85\% \text{ confidence})$ $(3 \rightarrow 65\% \text{ confidence})$ $(4 \rightarrow 99\% \text{ confidence})$ $(4 \rightarrow 99\% \text{ confidence})$ $(4 \rightarrow 99\% \text{ confidence})$

Wait after sending multiple packets and reciever sends ACK

To prevent deadlocks: Timer on the reciever end

3 Window : Flow Control

Reciever has a limit to recieve data & then waiting time. Send a O byte data to know whether reciever can recieve data.

Reciever & Sender -> Both send data, but have seperate values of ACK.

Sequence number -> Any random number within the bounds.

Decided after agreement

3 - way handshake -> " Can we start connecting?"


SYN Seq=101 SYN (1) ACK
ACK

1: Setting the SYN bit, i.e. sending the acknowledgement Agreement on Seq. no. from both sides

ACK → 1 : Accepts the mutual seq. no.

SYN ACK: Mutual Agreement & that both recieve data

SYN: 1 => Connection establishes and sender initiates sending



Note: Size of TCP Header: 30 bits to 60 bits (Option Speed)

P bit: [Push bit]

Send data → Reciever gets and puts in buffer (Generally) P = 1 → Data is directly sent to process, No buffer used

O bit: (Urgent bit)

Some packets sent need to be processed urgently and rest can be processed later

· Memory:

Every Process requires memory.

Memory Virtualization -> Every process feels like its getting entire memory.

Some of the RAM is used up by OS, code and data. Rest of the memory is usable RAM, i.e. our code and data.

Multiple Processes running at the same time => Fast

Ways to achieve process virtualisation:

(1) Partitioning OS into slots

Disadvantages: - Other slots data can be accessed.

- Each process may not be fixed amount of data.

of Saturday: 8:30 Tutorial → Class }

419

Flow control: Just blw sender and reciever (L4)
Congestion control: C-bit, In the network layer

· Memory virtualization:

e.g. Supermarket vs e-shopping

Every process - Address space

Virtual Address Space, mapped to Physical memory
(VA)

*p = 3 ⇒ &p ← Virtual memory

Note: Only 1 Physical Memory - Physical Address (PA)

Processes might not always stay in Physical memory, it can be in disk as well from overflowing. (Note: Swap Space)

* Translation: Memory Management Unit (MMU)

Fast

Conversion + Fetch

- Goals of Virtualization:
 - (1) Transparancy Each process gets an illusion of infinite space
 - (2) Efficiency Use hardware
 - (3) Protection
- For Process Virtualization:

Mechanism: Limited Directed Execution (LDE)

Policies: Scheduling Algorithms

- For Memory Virtualization:

Assumptions :

- (1) User address space is contiguous in Physical Memory.

 Process → Block
- (2) Size of Address space is too big, less than size of Physical memory

 Process → No overflow
- (3) Every Address space is of equal size.

Memory Virtualisation:

- 9) How do I divide Physical Address space.?
- g) How do I map Virtual Address to Physical Address?

Note: Base and Bound approach:

>> Values are stored in MMU

Then, Add Base Address

VA -> Process starts at O

But PA: Process = 0 + Base value

= VA + Base

Accessing after bound -> Fault: Address out-of-bound error

Allocation: Dynamic => Dynamic Relocation

VA to PA: Address Translation

> MMU not OS

* MMU -> @ Context-Switch

Has only 1 pair of Base and Bound

* Segmentation: (Memory Management System)

Code, Stack & Heap - Generalised Base and Bounds

V Segment: Has a base and bound, Not Fixed

Dividing PA space

Segment Registers in MMU.

First -> Identify which segment

* Address Translation:

Stack → goes up : Subtract

Real Address (PA) = VA + base address

Code : No offset

Heap: Offset

Calculation

VA -> Every Process

Map: VA -> PA: Base and Bounds -> Disadvantages:

- (1) Fragmentation
- O to Max

(2) Unused Memory

· Identify segment:

(1) Implicit:

Stack

(2) Explicit: (VA → 14 bits)

First 2 bits -> Segment (12-13)

Rest → offset (0-11)

00 : Code

01 : Heap

11 : Stack

: Bits are unused ⇒ Code and Heap have same bit in some OS.

· Simple Address Translation:

Many Os: Segmentation X Paging V

PA: Base + Offset

> Data - Max stack data

Fine-grained Course-grained

- Small size segments
- High overhead

- Large size segments Segmentation

When different sized segments, Disadvantage:

External Fragmentation Extra memory is available

But not contiguous, i.e. has holes

Defragmentation: High overhead

Note: Free space management algorithm, Closest Fit, First fit are algorithms

Fixed size segments \Rightarrow Code, Heap & Stack x Disadvantage: Internal Fragmentation Better than external fragmentation Page: Fixed size segment in a process Paging: VA and PA are both divided : If 4 pages $\rightarrow 2^{\textcircled{2}}$: 2 bits 64 bytes VA → 26: 6 bits Page Location in page VPN: Virtual Page Number & Every page has a number In PA: Page Frame In VA : Page Advantage : (1) Flexibility: OS finds a free page (2) Simplicity: Y Process, 3 Page table Mapping blw VA and PA Array can be used , e.g. VPN[i] = PFN; Note: Multiple VPNs can be mapped to a PFN (not some process) If Memprocess > Mem => Swap in & Swap out from Hard disk - Process of Translation: VPN Offset VAS VA4 VA3 VA2 VA1 VAD

e.g. mov 21 %eax

(21) = (10101) = (010101)

Then 010101
$$\Rightarrow$$
 1110101
VA PA
(1110101)₂ = (117)₁₀

Page Table Base Register -> store base of the address of the page table.

e.g. 32 bit address space with 4 KB pages no. of bits for offset?

4 KB =
$$2^{12} \Rightarrow 12$$
 bits to represent

 $32-12 = 20$ bits for mapping, i.e. UPN

 2^{20} mappings per process

Each mapping $\Rightarrow 4$ bytes

 $2^{20} \times 4 = 4$ MB per process per page

If 100 processes ⇒ 400 MB for address translation

Page Table

∴ Use pages to store page tables

- Page Table:

Page Table Entry (PTE)

VPN, PFN, V, P, Present, Dirty, Ref


If page is recently used

Valid Bit

If page is modified (from memory)

If page in Physical memory or secondary

Protection Bit



Cache: VPN ↔ PFN

Size of cache ↑ ⇒ Hit rate ↑ Size of page 1 => Hit rate 1

- Spatial locality: Space dimension, i.e. same space accessed
- Temporal locality: Time dimension, i.e. recently accessed.
- Hardware TLB handling Hardware goes through the page in O(1). Software TLB handling - Hardware raises exception (TRAP) Context Switch from Hardware to Software
 - @ TLB miss handlers -> stored in OS Kernel, avoiding translation (Physical memory)

TLB -> Fully Associative cache (No direct mapping, random)

· TLB:

- Valid bit:

Translation is valid or not -> Page Table Entry case Process A to B \Rightarrow B should not use A's mapping \rightarrow TLB case : A -> invalid

- ASID:

Every process has a Address Space Identifier.

Mapping: Process id ← ASID

Small (: Cache)

Disadvantage: Large amount of bits (32 to 64)

- (i) Segmentation + Paging ? Reduce Page Table size
 - (ii) Encoding

Page size ↑ ⇒ Mapping but Internal Fragmentation, lot of empty sizes will be left

(i) Segmentation + Paging -> Getting best of both? External Internal Issues
Fragmentation Fragmentation

Page Table → stored in RAM → divided into pages

Stored using Pages

Page Table contains mappings, entries.

Each mapping is not important, only valid entries are

Invalid entries -> don't store, store only when it becomes valid.

Valid entries → store

:. Multi - Page Table (Tree-like)

i.e. Meta-index, multiple pointers heirarchy.

Page Directory -> Data structure for multi-level page tables.

PDBR -> less space (: Only valid PTEs are stored)

Disadvantage: Time overhead

12/9

- Inverted Page Table: 1 page table per process disadvantage: Linear scan is expensive
 - OS creates Memory Heirarchy.
 Physical Memory → Faster access
 Less Capacity
 Disk → Slower access

On-demand Pages

- Swap Space:

Allocated in disk

divided into blocks ≈ Page size

- Present bit:

1: page is in the page table

More capacity

O: page is in the swap space

- Valid bit = 0 : Page is not in Physical memory ⇒ In disk

AKA Page Fault → Handler

Process moved to → What to swap, when & from where block state AKA Page Replacement

- AMAT
- Optimal Replacement Policy (Theoretical Optimal)
 Belady Replacement Policy (But Not Practical)
 → Possible future access

Reduce any policy to Belady for comparison

- (i) FIFO → First in First Out

 Cache size ↑ ⇒ no. of hits ↑ (Belady's Anamoly)

 Not always, depends on ordering of stream of data.
- (ii) LRU → Least Recently used
 Valid bit = 1
 Access bit = 1
 Recently modified
 Access bit = 0 ← Evict a page
- · Thrashing → Excessive Page Fault Handlers