

2SB544/2SD400
PNP/NPN Epitaxial Planar Silicon Transistors

Low-Frequency Power Amp, Electronic Governor Applications

(): 2SB544


| Absolute Maximum Ratings at | $Ta = 25^{\circ}C$ | | | unit |
|------------------------------|--------------------|----|----------------|----------------------|
| Collector to Base Voltage | V_{CBO} | | (-)25 | V |
| Collector to Emitter Voltage | V_{CEO} | | (-)25 | V |
| Emitter to Base Voltage | V_{EBO} | •. | (-)5 | V |
| Collector Current | $I_{\mathbf{C}}$ | | (-)1 | A |
| Collector Current(Pulse) | I_{CP} | | (-)2 | Α |
| Collector Dissipation | $P_{\mathbf{C}}$ | | 900 | mW |
| Junction Temperature | Tj | | 150 | $^{\circ}\mathrm{C}$ |
| Storage Temperature | Tstg | | -55 to + 150 | $^{\circ}\mathrm{C}$ |

| Electrical Characteristics | at Ta = 25°C | | min typ | max u | nit |
|-------------------------------|---------------------------------|---|---------|--------------|-----|
| Collector Cutoff Current | I_{CBO} | $V_{CB} = (-)20V, I_E = 0$ | | (-)1.0 | μA |
| Emitter Cutoff Current | I_{EBO} | $V_{EB} = (-)4V, I_C = 0$ | | (-)1.0 | μΑ |
| DC Current Gain | $h_{FE}(1)$ | $V_{CE} = (-)2V, I_{C} = (-)50mA$ | 60ж | 560 % | |
| | $h_{FE}(2)$ | $V_{CE} = (-)2V, I_{C} = (-)1A$ | 30 | | |
| Gain-Bandwidth Product | $\mathbf{f_{T}}$ | $V_{CE} = (-)10V, I_{C} = (-)50mA$ | 180 | M | Hz |
| Output Capacitance | c_{ob} | $V_{CB} = (-)10V, f = 1MHz$ | (25) | | рF |
| | | | 15 | | |
| C-E Saturation Voltage | $V_{CE(sat)}$ | $I_C = (-)500 \text{mA}, I_B = (-)50 \text{mA}$ | (-0.15) | (-0.7) | V |
| | | | 0.1 | 0.3 | |
| B-E Saturation Voltage | $V_{\mathrm{BE}(\mathrm{sat})}$ | $I_C = (-)500 \text{mA}, I_B = (-)50 \text{mA}$ | (-)0.85 | (-)1.2 | V |
| C-B Breakdown Voltage | $V_{(BR)CBO}$ | $I_{\rm C} = (-)10 \mu A, I_{\rm E} = 0$ | (-)25 | | V |
| C-E Breakdown Voltage | $V_{(BR)CEO}$ | $I_C = (-)1 \text{mA}, R_{BE} = \infty$ | (-)25 | | V |
| E-B Breakdown Voltage | $V_{(BR)EBO}$ | $I_{\rm E} = (-)10 \mu A, I_{\rm C} = 0$ | (-)5 | | V |

* The 2SB544/2SD400 are classified by 50mA her as follows:


| 60 | D. | 120 | 100 | E | 200 | 160 | F | 320 | 280 | G | 560 | 1 |
|----|----|-----|-----|---|-----|-----|---|-----|-----|---|-----|---|


Case Outline 2006A



Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN





CASE OUTLINES OF LEAD FORMED SMALL SIGNAL TRANSISTORS

- All of Sanyo lead formed small signal transistor case outlines are illustrated below.
- All dimensions are in mm, and dimensions which are not followed by min. or max. are represented by typical values.
- No marking is indicated.

