

Nick DiMartino, Belief Gratini, Max Matias, Zack Wannie

Professor Andras Moritz

ECE 332: Embedded Systems Lab

Due: 20 April 2020

Lab 4 Report: HW/SW Compression and Decompression of the Captured Image

Introduction

The objective of this lab was to understand how to leverage the FPGA based hardware acceleration in an SoC design. Communication between the FPGA fabric and the ARM hard core processor system (HPS) in an SoC board also had to be understood. Along with these, new components had to be added to an existing QSYS design so that new functionalities operated correctly.

Detailed Procedure

1. Open Quartus Prime and open the provided DE1_SoC_With_D5M QPF file.
2. Add the RLE file from Lab 2 and the provided FIFO buffer file.
3. Open QSYS and open the provided Computer_Syste.qsys file.
4. Using the provided slides, add the eight Parallel Inputs/Outputs (PIOs) below:
 - a. Inputs
 - i. RESULT_READY_PIO
 - ii. IDATA_PIO[23:0]
 - iii. FIFO_IN_FULL_PIO
 - b. Outputs
 - i. RLE_FLUSH_PIO



- ii. RLE_RESET
 - iii. ODATA_PIO[7:0]
 - iv. FIFO_IN_WRITE_REQ_PIO
 - v. FIFO_OUT_READ_REQ_PIO
5. The eight PIOs above should be set with the correct I/O relation to the ARM core as well as correct settings for the bit-width to match the signal.
 6. For each of the PIOs added, the *external_connection* should be set to *Export*.
 7. Connect each PIO to the following components:
 - a. clk - System_PLL.sys_clk
 - b. reset - System_PLL.reset_clk and ARM_A9_HPS.h2f_reset
 - c. s1 - ARM_A9_HPA.h2f_lw_axi_master
 8. Assign Base Addresses in the System Menu.
 9. Add wires to connect the modules together and to the ARM core in the top-level entity.
 - a. The DE1_SoC_With_D5M.v file should be set as the top-level entity.
 10. In the top-level entity file, instantiate the Verilog modules.
 11. Connect the inputs and outputs of each module to the appropriate wire.
 12. Add PIO connections to the top-level entity using the template.
 - a. Template can be found in QSYS-Generate-Show Instantiation Template
 13. Compile design.
 14. Modify the C code to do the following:
 - a. Communicate with the RLE hardware using the alt_write_byte(), alt_byte(), and alt_read_word() functions in the socal.h file.



- i. This will perform compression. The result should be stored onto the SDRAM.
- b. Convert the captured image to one-bit-per-pixel black and white representation before compression.
- c. Write a function in C to decompress the RLE-compressed image.
- d. Display the decompressed image with the compression ratio.


Hardware Changes



There were no hardware changes done in this lab due to recent events with COVID-19 hindering the use of the FPGA board. However, the lab used Quartus Prime, QSYS, and the Altera Monitor Program. Using these programs, the board could then be programmed with the *Software Changes* described below to then get a captured image which would have been compressed and decompressed. The following are screen shots of the QSYS connections and Quartus Prime compilation.

QSYS connections (note some screenshots may overlap with others in terms of components)









Each PIO required a specific bit width. They are as follows

Result_Ready_PIO = 1bit

RLE_FLUSH_PIO = 1 bit

RLE_RESET = 1 bit

IDATA_PIO = 24 bits

ODATA_PIO = 8 bits

FIFO_IN_FULL = 1bit

FIFO_IN_WRITE_REQ_PIO = 1 bit

FIFO_OUT_READ_REQ_PIO = 1 bit

Quartus Compilation and Added Wires

Quartus Prime Lite Edition - 8/3/2019 Year 3/CE 332/Lab 4/Lab2_ECE334_2017/verilog/DE1_SoC_With_DSM - DE1_SoC_With_DSM

File Edit View Project Assignments Processing Tools Window Help

DE1_SoC_With_DSM

Project Navigator

Files

- ./RLE Encoder/le_enc.v
- ./Required Files/le_fla_8_24.v
- Computer_System/Synthesis/Computer_System.qip
- DE1_SoC_With_DSM.v
- DE1_SoC_With_DSM.sdc

Tasks

Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming files)
- TimeQuest Timing Analysis
- EDA Netlist Writer
- Edit Settings

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- Assembler
- TimeQuest Timing Analyzer

Flow Summary

Flow Status: Successful - Mon Apr 20 17:43:56 2020

Quartus Prime Version: 16.1.0 Build 196 10/24/2016 S.J. Lite Edition

Revision Name: DE1_SoC_With_DSM

Top-level Entity Name: DE1_SoC_With_DSM

Family: Cyclone V

Device: 10K10M0331C6

Timing Models: Final

Logic utilization (in ALMs): 23,080 / 32,070 (72 %)

Total registers: 29,932

Total pins: 368 / 457 (81 %)

Total virtual pins: 0

Total block memory bits: 2,342,770 / 4,065,280 (58 %)

Total DSP blocks: 10 / 87 (11 %)

Total HSSI RX PCSs: 0

Total HSSI PMA RX Deserializers: 0

Total HSSI TX PCSs: 0

Total HSSI PMA TX Serializers: 0

Total PLLs: 3 / 6 (50 %)

Total DLLs: 1 / 4 (25 %)

Messages

System Processing (2116)

100% 00:34:16


```

382 wire [7:0] FIFO_IN_ODATA;
383 wire FIFO_IN_READ_REQ;
384 wire FIFO_IN_EMPTY;
385 wire [23:0] RLE_OUT;
386 wire RLE_DONE;
387 wire FIFO_OUT_FULL;
388 wire [7:0] ODATA_PIO;
389 wire FIFO_IN_WRITE_REQ_PIO;
390 wire FIFO_IN_FULL_PIO;
391 wire RLE_FLUSH_PIO;
392 wire [23:0] IDATA_PIO;
393 wire RESULT_READY_PIO;
394 wire FIFO_OUT_READ_REQ_PIO;
395 wire RLE_RESET;
396 //=====
397 // structural coding
398 //=====
399
400 rle_enc rle_machine(
401     .clk(CLOCK_50),
402     .rst(RLE_RESET),
403     .recv_ready(!FIFO_IN_EMPTY),
404     .send_ready(!FIFO_OUT_FULL),
405     .in_data(FIFO_IN_ODATA),
406     .end_of_stream(RLE_FLUSH_PIO),
407     .out_data(RLE_OUT),
408     .rd_req(FIFO_IN_READ_REQ),
409     .wr_req(RLE_DONE)
410 );
411
412 RLE_FIFO_8_256 FIFO_send(
413     .aclr(RLE_RESET),
414     .data(ODATA_PIO),
415     .rdclk(CLOCK_50),
416     .rdreq(FIFO_IN_READ_REQ),
417     .wrclk(CLOCK_50),
418     .wrreq(FIFO_IN_WRITE_REQ_PIO),
419     .q(FIFO_IN_ODATA),
420     .wrfull(FIFO_IN_FULL_PIO),
421     .rdempty(FIFO_IN_EMPTY)
422 );
423
424
425 RLE_FIFO_24_256 FIFO_rcv(
426     .aclr(RLE_RESET),
427     .data(RLE_OUT),
428     .rdclk(CLOCK_50),
429     .rdreq(FIFO_OUT_READ_REQ_PIO),
430     .wrclk(CLOCK_50),
431     .wrreq(RLE_DONE),
432     .q(IDATA_PIO),
433     .wrfull(FIFO_OUT_FULL),
434     .rdempty(RESULT_READY_PIO)
435 );
436
437 <

```

```

626 //RLE
627 .result_ready_pio_external_connection_export (RESULT_READY_PIO),
628 .rle_flush_pio_external_connection_export (RLE_FLUSH_PIO),
629 .rle_reset_external_connection_export (RLE_RESET),
630 .idata_pio_external_connection_export (IDATA_PIO),
631 .odata_pio_external_connection_export (ODATA_PIO),
632 .fifo_in_full_pio_external_connection_export (FIFO_IN_FULL_PIO),
633 .fifo_in_write_req_pio_external_connection_export (FIFO_IN_WRITE_REQ_PIO),
634 .fifo_out_read_req_pio_external_connection_export (FIFO_OUT_READ_REQ_PIO)
635 );
636
637 endmodule
638
639

```

Software Changes

Black and White function:

```

void black_and_white(){
    for(y = 0; y < 240; y++){
        for(x = 0; x < 320; x++){
            sum = sum + *(Video_Mem_ptr + (y << 9) + x);
            /* Sum each pixel value on screen */
        }

    }

    avg = sum/(320*240); /*Find the Average pixel value*/

    for(y = 0; y < 240; y++){
        for (x = 0; x < 320; x++){
            /* Go through each pixel on screen */
            if(*(Video_Mem_ptr + (y << 9) + x) < avg){
                *(Video_Mem_ptr + (y << 9) + x) = 0x00;

                /* If the pixel value is less than the average color,
                display the pixel as black */
            }
            else{
                *(Video_Mem_ptr + (y << 9) + x) = 0xFFFF;

                /* If the pixel value is greater than or equal to the
                average color, display the pixel as white */
            }
        }
    }

    sum= 0;

    OBPP(); //Call One Bit Per Pixel
}

```

This function will iterate through each pixel on the screen and sums up the pixels to create an average. After getting the average, we go through each pixel and compare them to the average, and from there we set the pixel to black or white depending on how they compare to the average. Then, at the end of the function, we call our one bit per pixel function so that we can determine whether or not that pixel is going to be represented as a one or a zero when passed through the RLE encoder and compressor.

One bit per Pixel function:

```

void OBPP(){ //Convert to One Bit Per Pixel

    int count = 0;
    int index = 0;
    int data; //bit stream to be put thorough RLE and compression

    for(y = 0; y < 240; y++){
        for(x = 0; x < 320; x++){

            if(count < 8){
                if(*(Video_Mem_ptr + (y << 9) + x) == 0x0 ){ //If the pixel is black
                    data >> 0;
                    count++;
                }
                else{
                    data >> 1;
                    count++;
                }
            }
            else{
                pix_byte[index] = data;
                index++;
                data << 8;
                count = 0;
            }
        }
    }
}

```

The OBPP function determines whether or not a pixel will be passed through RLE as either a one or zero. Each run through adds either a one or zero to the end of a variable called data that, after going through this process eight times results in a byte of data to send to the RLE for encoding and compression.

Encoding and compressing function:

```

void ENC_and_COMP(){ /* Encode each byte of data using RLE then compress the image*/

    int IndexCt = 0;

    while(IndexCt<=(9600)){ //make sure count is less than 9600...screen dimension in bytes
        alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+FIFO_IN_WRITE_REQ_PIO_BASE,1); /* Write bitstream to the FIFO*/
        alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+ODATA_PIO_BASE, pix_byte[IndexCt]); /* Out data through RLE */
        alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+FIFO_IN_WRITE_REQ_PIO_BASE,0); /* Finish writing to the FIFO*/

        IndexCt++; /* Increase the index count for pix_byte to get next byte to put through RLE */

        if(alt_read_byte(RESULT_READY_PIO_BASE+ALT_FPGA_BRIDGE_LWH2F_OFST)==0){
            alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+FIFO_OUT_READ_REQ_PIO_BASE,1); /* Take bitstream from FIFO */
            deCOMP(alt_read_word(ALT_FPGA_BRIDGE_LWH2F_OFST+IDATA_PIO_BASE)); /* Decompress bit stream */
            alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+FIFO_OUT_READ_REQ_PIO_BASE,0); /* Finish taking bit stream from FIFO */
        }

        /* Reset everything to prepare for next decompression */

        alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + RLE_FLUSH_PIO_BASE, 1);
        alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + RLE_FLUSH_PIO_BASE, 0);
        alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + FIFO_OUT_READ_REQ_PIO_BASE,1);
        deCOMP(alt_read_word(ALT_FPGA_BRIDGE_LWH2F_OFST + IDATA_PIO_BASE));
        alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + FIFO_OUT_READ_REQ_PIO_BASE,0);
        sdram_index=0; //reset index for SDRAM

        for (y=0;y<240; y++) {
            for (x=0;x<320; x++) {
                if(*(SDRAM_ptr+x+320*y)== 1{
                    *(Video_Mem_ptr + (y << 9) + (x-8)) = 0xFFFF;
                }
                else{
                    *(Video_Mem_ptr + (y << 9) + (x-8)) = 0x0;
                }
            }
        }
        float comp_in_bytes=(float)comp/8; //need compressed count in bytes
        float ratio = (float)9600/comp_in_bytes; // compression ratio
        comp = 0;
    }
}

```

For the ENC_and_COMP() function, we assert and write to the FIFO buffers to encode and compress the bytes of data produced in OBPP. After that, we deassert and reset the FIFO buffers to prepare it for the next cycle. It then decompresses and displays the black and white image once again.

Decompressing function:

```

void deCOMP(RLE_out){ //Decompression
    char bitVal = (RLE_out & 0x00800000)>>23; //Only keep top 24th bit
    int numOfBits=(RLE_out & 0x007FFFFFFF); //only keep 23 bottom bits
    int i;
    while(i < numOfBits) {
        *(SDRAM_ptr +sdram_index)=bitVal; //assign bitVal to the sdram equal to quantity # of times
        sdram_index++;
        i++;
    }
}

```

The decompression function unencodes the RLE encoder by taking the first bit of the 24 bit encoded output, then attaching as many of that bit onto it until it reaches “quantity” number of that bit.

Problems Encountered and Solutions

The biggest problem we encountered through the duration of this lab was not being accessible to Duda hall and having no access to a camera to take the picture with to see if we can compress/decompress the image. This stopped us from being able to get a fully completed project with tested results. Another significant issue that we had was having the lab 2 files under the verilog folder. The order in which our directories had to be placed had a significant impact on the Quartus project completing a Full Compilation. It was not until we realized that there were two of the same .qsys files under the same directory and the lab 2 files being used were not under the correct lab 4 folder. The lab was also not able to be easily tested. Many different programs such as onlinedb, ubuntu, and the Nios II Eclipse IDE were all tried and it was tough getting a tested and compiled code.

Results and Conclusion

The results of this lab were not able to be completely found due to recent events with COVID-19. With campus being closed, the FPGA Board was not able to be used in the lab. The QSYS design and the Quartus project were able to be fully compiled. The software was not able to be tested on a board so the code was not able to be run. After writing the code, the theory behind what is written makes sense and it is believed that the output of this code would be nearly correct. An image would be converted to black and white, compressed, stored on the SDRAM, decompressed, and then displayed on the screen.