DiMartino, Gratini, Matias, Wannie 1

Nick DiMartino, Belief Gratini, Max Matias, Zack Wannie

Professor Andras Moritz

ECE 332: Embedded Systems Lab

Due: 20 April 2020

Lab 4 Report: HW/SW Compression and Decompression of the Captured Image

Introduction

The objective of this lab was to understand how to leverage the FPGA based hardware

acceleration in an SoC design. Communication between the FPGA fabric and the ARM hard

core processor system (HPS) in an SoC board also had to be understood. Along with these, new

components had to be added to an existing QSYS design so that new functionalities operated

correctly.

Detailed Procedure

1. Open Quartus Prime and open the provided DE1 SoC With D5M QPF file.

2. Add the RLE file from Lab 2 and the provided FIFO buffer file.

3. Open QSYS and open the provided Computer Syste.qsys file.

4. Using the provided slides, add the eight Parallel Inputs/Outputs (PIOs) below:

a. Inputs

RESULT READY PIO i.

ii. IDATA PIO[23:0]

iii. FIFO IN FULL PIO

b. Outputs

i. RLE FLUSH PIO


- ii. RLE RESET
- iii. ODATA PIO[7:0]
- iv. FIFO IN WRITE REQ PIO
- v. FIFO OUT READ REQ PIO
- 5. The eight PIOs above should be set with the correct I/O relation to the ARM core as well as correct settings for the bit-width to match the signal.
- 6. For each of the PIOs added, the *external connection* should be set to *Export*.
- 7. Connect each PIO to the following components:
 - a. clk System PLL.sys clk
 - b. reset System PLL.reset clk and ARM A9 HPS.h2f reset
 - c. s1 ARM_A9_HPA.h2f_lw_axi_master
- 8. Assign Base Addresses in the System Menu.
- 9. Add wires to connect the modules together and to the ARM core in the top-level entity.
 - a. The DE1 SoC With D5M.v file should be set as the top-level entity.
- 10. In the top-level entity file, instantiate the Verilog modules.
- 11. Connect the inputs and outputs of each module to the appropriate wire.
- 12. Add PIO connections to the top-level entity using the template.
 - a. Template can be found in QSYS-Generate-Show Instantiation Template
- 13. Compile design.
- 14. Modify the C code to do the following:
 - a. Communicate with the RLE hardware using the alt_write_byte(), alt_byte(), and alt read word() functions in the socal.h file.


- This will perform compression. The result should be stored onto the SDRAM.
- b. Convert the captured image to one-bit-per-pixel black and white representation before compression.
- c. Write a function in C to decompress the RLE-compressed image.
- d. Display the decompressed image with the compression ratio.


Hardware Changes


There were no hardware changes done in this lab due to recent events with COVID-19 hindering the use of the FPGA board. However, the lab used Quartus Prime, QSYS, and the Altera Monitor Program. Using these programs, the board could then be programmed with the *Software Changes* described below to then get a captured image which would have been compressed and decompressed. The following are screen shots of the QSYS connections and Quartus Prime compilation.


QSYS connections (note some screenshots may overlap with others in terms of components)

















Each PIO required a specific bit width. They are as follows

Result Ready PIO = 1bit

 $RLE_FLUSH_PIO = 1$ bit

RLE RESET = 1 bit

IDATA PIO = 24 bits


ODATA PIO = 8 bits

FIFO IN FULL = 1bit

FIFO_IN_WRITE_REQ_PIO = 1 bit

FIFI_OUT_READ_REQ_PIO = 1 bit

Quartus Compilation and Added Wires



```
wire [7:0] FIFO_IN_ODATA;
wire FIFO_IN_READ_REQ;
382
383
                  wire FIFO_IN_READ_REQ;
wire FIFO_IN_EMPTY;
wire [23:0] RLE_OUT;
wire RLE_DONE;
wire FIFO_OUT_FULL;
wire [7:0] ODATA_PIO;
wire FIFO_IN_WRITE_REQ_PIO;
wire FIFO_IN_FULL_PIO;
385
386
387
388
389
390
391
                   wire RLE_FLUSH_PIO;
                   wire [23:0] IDATA_PIO;
wire RESULT_READY_PIO;
wire FIFO_OUT_READ_REQ_PIO;
392
393
394
395
                   wire RLE_RESET;
396
397
                              Structural coding
398
399
              Brle_enc rle_machine(
.clk(CLOCK_50),
.rst(RLE_RESET),
400
401
402
403
404
405
                                                                    .rsct(RLE_RESET),
.recv_ready(!FIFO_IN_EMPTY),
.send_ready(!FIFO_OUT_FULL),
.in_data(FIFO_IN_ODATA),
.end_of_stream(RLE_FLUSH_PIO),
406
407
408
409
410
411
412
413
                                                                     .out_data(RLE_OUT),
                                                                    .rd_req(FIFO_IN_READ_REQ),
.wr_req(RLE_DONE)
              DRLE_FIFO_8_256 FIFO_send(
.aclr(RLE_RESET),
.data(ODATA_PIO),
.dclk(CLOCK_50),
.TRE
414
415
416
417
418
419
420
421
422
424
425
426
427
428
429
430
431
433
434
435
                                                                    .data(UDATA_PIO),

.rdclk(CLOCK_50),

.rdreq(FIFO_IN_READ_REQ),

.wrclk(CLOCK_50),

.wrreq(FIFO_IN_WRITE_REQ_PIO),

.q(FIFO_IN_ODATA),

.wrfull(FIFO_IN_FULL_PIO),
                                                                     .rdempty(FIFO_IN_EMPTY)
               ☐RLE_FIFO_24_256 FIFO_recv(
                                                                   .aclr(RLE_RESET),
                                                                   .acIr(RLE_MESEI),
.data(RLE_OUT),
.rdclk(CLOCK_50),
.rdreq(FIFO_OUT_READ_REQ_PIO),
.wrclk(CLOCK_50),
.wrreq(RLE_DONE),
.q(IDATA_PIO),
.wrfull(FIFO_OUT_FULL),
.rdempty(FESULT_PEADY_PIO)
                                                                     .rdempty(RESULT_READY_PIO)
```

```
626
               .result_ready_pio_external_connection_export
.rle_flush_pio_external_connection_export
                                                                                                  (RESULT_READY_PIO),
628
                                                                                                    (RLE_FLUSH_PIO),
629
               .rle_reset_external_connection_export
                                                                                                    (RLE_RESET),
630
               .idata_pio_external_connection_export
                                                                                                    (IDATA_PIO),
631
               .odata_pio_external_connection_export
                                                                                                    (ODATA_PIO)
                                                                                             (FIFO_IN_FULL_PIO),
(FIFO_IN_WRITE_REQ_PIO),
               .fifo_in_full_pio_external_connection_export
.fifo_in_write_req_pio_external_connection_export
.fifo_out_read_req_pio_external_connection_export
632
633
634
                                                                                          (FIFO_OUT_READ_REQ_PIO)
635
          );
636
637
          endmodule
638
```

DiMartino, Gratini, Matias, Wannie 10

Software Changes

Black and White function:

```
void black and white() {
    for (y = 0; y < 240; y++) {
        for (x = 0; x < 320; x++) {
            sum = sum + *(Video Mem ptr + (y << 9) + x);
            /* Sum each pixel value on screen */
        }
    avg = sum/(320*240); /*Find the Average pixel value*/
    for (y = 0; y < 240; y++) {
        for (x = 0; x < 320; x++)
            /* Go through each pixel on screen */
            if(*(Video Mem ptr + (y << 9) + x) < avg){
                *(Video Mem ptr + (y << 9) + x) = 0x0;
                /* If the pixel value is less than the average color,
                   display the pixel as black */
            else{
                *(Video Mem ptr + (y \ll 9) + x) = 0xFFFF;
                /* If the pixel value is greater than or equal to the
                  average color, display the pixel as white */
    sum= 0;
    OBPP(); //Call One Bit Per Pixel
}
```

This function will iterate through each pixel on the screen and sums up the pixels to create an average. After getting the average, we go through each pixel and compare them to the average, and from there we set the pixel to black or white depending on how they compare to the average. Then, at the end of the function, we call our one bit per pixel function so that we can determine whether or not that pixel is going to be represented as a one or a zero when passed through the RLE encoder and compressor.

One bit per Pixel function:

```
|void OBPP() { //Convert to One Bit Per Pixel
    int count = 0;
    int index = 0;
    int data; //bit stream to be put thorugh RLE and compression
    for (y = 0; y < 240; y++) \{
for (x = 0; x < 320; x ++) \{
             if(count < 8) {
                 if(*(Video\_Mem\_ptr + (y << 9) + x) == 0x0){//If the pixel is black}
                      data >> 0;
                     count++;
                 else{
                      data >> 1;
             else{
                pix_byte[index] = data;
                 index++;
                data << 8;
                 count = 0;
```

The OBPP function determines whether or not a pixel will be passed through RLE as either a one or zero. Each run through adds either a one or zero to the end of a variable called data that, after going through this process eight times results in a byte of data to send to the RLE for encoding and compression.

Encoding and compressing function:

```
void ENC and COMP() { /* Encode each byte of data using RLE then compress the image*/
   int IndexCt = 0:
    while(IndexCt<=(9600)) { //make sure count is less than 9600...screen dimension in bytes
            alt write byte (ALT FPGA BRIDGE LWH2F OFST+FIFO IN WRITE REQ PIO BASE,1); /* Write bitstream to the FIFO*/
            alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+ODATA_PTO_BASE, pix_byte[IndexCt]); /* Out data through RLE */
            alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+FIFO_IN_WRITE_REO_PIO_BASE, 0); /* Finish writing to the FIFO*/
            IndexCt++; /* Increase the index count for pix_byte to get next byte to put through RLE */
        if(alt read byte(RESULT READY PIO BASE+ALT FPGA BRIDGE LWH2F OFST) == 0) (
            alt write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+FIFO_OUT_READ_REQ_PIO_BASE,1); /* Take bitstream from FIFO */
            deCOMP(alt_read_word(ALT_FPGA_BRIDGE_LWH2F_OFST+IDATA_PIO_BASE)); /* Decompress bit stream */
            alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST+FIFO_OUT_READ_REQ_PIO_BASE, 0);
                                                                                          /* Finish taking bit stream from FIFO */
    /* Reset everything to prepare for next decompression */
   alt write byte (ALT FPGA BRIDGE LWH2F OFST + RLE FLUSH PIO BASE, 1);
   alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + RLE_FLUSH_PIO_BASE, 0);
    alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + FIFO_OUT_READ_REQ_PIO_BASE,1);
   deCOMP(alt_read_word(ALT_FPGA_BRIDGE_LWH2F_OFST + IDATA_PIO_BASE));
alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + FIFO_OUT_READ_REQ_PIO_BASE,0);
    sdram index=0; //reset index for SDRAM
    for (y=0;y<240; y++) {
        for (x=0;x<320; x++) {
            if(*(SDRAM_ptr+x+320*y) == 1{
                *(Video_Mem_ptr + (y << 9) + (x-8)) = 0xFFFF;
            elsef
                *(Video_Mem_ptr + (y << 9) + (x-8)) = 0x0;
    float comp_in_bytes=(float)comp/8; //need compressed count in bytes
    float ratio = (float)9600/comp_in_bytes; // compression ratio
    comp = 0;
```

For the ENC_and_COMP() function, we assert and write to the FIFO buffers to encode and compress the bytes of data produced in OBPP. After that, we deassert and reset the FIFO buffers to prepare it for the next cycle. It then decompresses and displays the black and white image once again.

Decompressing function:

```
void deCOMP(RLE_out) { //Decompression
    char bitVal = (RLE_out & 0x00800000)>>23; //Only keep top 24th bit
    int numOfBits=(RLE_out & 0x007FFFFF); //only keep 23 bottom bits
    int i;
    while(i < numOfBits) {
        *(SDRAM_ptr +sdram_index)=bitVal; //assign bitVal to the sdram equal to quantity $ of times
        sdram_index++;
        i++;
    }
}</pre>
```

The decompression function unencodes the RLE encoder by taking the first bit of the 24 bit encoded output, then attaching as many of that bit onto it until it reaches "quantity" number of that bit.

Problems Encountered and Solutions

The biggest problem we encountered through the duration of this lab was not being accessible to Duda hall and having no access to a camera to take the picture with to see if we can compress/decompress the image. This stopped us from being able to get a fully completed project with tested results. Another significant issue that we had was having the lab 2 files under the verilog folder. The order in which our directories had to be placed had a significant impact on the Quartus project completing a Full Compilation. It was not until we realized that there were two of the same .qsys files under the same directory and the lab 2 files being used were not under the correct lab 4 folder. The lab was also not able to be easily tested. Many different programs such as onlinegdb, ubuntu, and the Nios II Eclipse IDE were all tried and it was tough getting a tested and compiled code.

Results and Conclusion

The results of this lab were not able to be completely found due to recent events with COVID-19. With campus being closed, the FPGA Board was not able to be used in the lab. The QSYS design and the Quartus project were able to be fully compiled. The software was not able to be tested on a board so the code was not able to be run. After writing the code, the theory behind what is written makes sense and it is believed that the output of this code would be nearly correct. An image would be converted to black and white, compressed, stored on the SDRAM, decompressed, and then displayed on the screen.