

Async
Sync.

circuits whose outputs depends upon
i) present state/input
ii) previous outputs.
sequential Circuits.

Chapter no. 7 latches.

They are level triggering memory storage devices


Flipflops are edge triggering memory storage sequential Circuits.

→ made up of logic gates.

SR-latch.

→ they do store info from the feedback from the outputs.

Using NOR gate.




S will mirror Q.

S	R	Q	Q̄
0	0	hold.	
0	1	Reset.	
1	0	Set.	
1	1	Invalid state.	

SR-Gated Latch.


An enable bit is installed to prevent any fluctuations in the input of S and R.



E	S	R	Q	Q̄
0	0	0	latched	
0	0	1	"	
0	1	0	"	
0	1	1	"	
1	0	0	latched	
1	0	1	Reset	
1	1	0	Set	
1	1	1	Invalid state.	

D-latch :-

It was made to tackle the problem of invalid state.



non next state table.
excitation table.
D maps the output Q .

E	D
0	0
0	1
1	0
1	1

latched
latched.

Reset $\rightarrow Q=0, \bar{Q}=1$.

Set $\rightarrow Q=1, \bar{Q}=0$.



map to SR.

E	D	Q
0	X	memory
1	0	0
1	1	1

Flipflop.

These are edge triggered memory sequential circuit. They thus require a clock pulse to be operated.

D Flipflop.



CLK	D	Q	Q-bar
↑	1	1	0
↑	0	0	1

Set


Reset.

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

So the next state in a D flipflop mirrors D as it is directly being transferred into the output.

J-K flipflop.



has an additional feature of the rising edge's toggle.




CLK	J	K	Q	\bar{Q}
↑	0	0	latched	
↑	0	1	Reset	
↑	1	0	Set	
↑	1	1	toggle.	

↓ it is latched.

How to convert a D-flipflop to toggle.



⇒ Now the D flipflop will toggle.



Propagation Delay:-


The time it takes for a signal to travel in a circuit and produce a change is called as propagation Delay.

in output after the input is applied.

It is specified for the rising and falling edge outputs.

It is measured b/w 50% level of the clock and 50% level of the output transition.

also for async. inputs.




Setup time.

minimum amount of time required for a data to be present before clock.



Hold time.

The minimum amount of time for data to be remained after.



Characteristic table and equation + Excitation table of JK flipflop.

Characteristic table

Q_n	(J)	k	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Excitation table

Q_n	Q_{n+1}	(J)	(K)
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q_{n+1}	Jk	00	01	11	10
0		0	0	1	1
1		1	0	0	1

excitation table always depends upon the characteristic table.

$$Q_{n+1} \Rightarrow Q_n'J + Q_n k'$$

characteristic table

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

excitation table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

X

The next state always mirrors the d-flipflop.