Async.

circuits whose outputs depends upon state/input inpresent state/input jup previous outputs.
sequential Circuits.

Chapter no.7


They are level triggering memory storage devices

Flipflops are edge triggering memory storage sequen

exciuts.

SR-latch; they do steve info from the feed back from the outputs.

Using NOR gate.




Swill mirror Q.

SR PP OO hold. OI Reset. II Set. Invalid state.

SR-Gated Latch.

An enable bit is installed to prevent any fluctuations in the input of Sand R.



MTATIF VINT IVANC

ESR OP Q OO O latched OO O O latched I O Set I I I Invalid

D-latch:-In was made to tackle the problem of invalid state. + next state table. excitation table. D maps the output o. latched. latched. memory Reset > Q=0, Q=1. Set  $9 Q = 1, \overline{Q} = 0$ map to SR. These are edge triggered memory sequential circuit. They thus require a clock pulse to be operated. D Flipflop. so the next state in a D flipflop mirrors D as it is clirectly being transferred into the output.

1 flipflop. has an additional feature of the rising edge's toggle. atched Reset W it is latched How to convert a D-flipflop to =>Now the D flipflop will toggle. Kropagation Delay:-The time it takes for a signal to traveling circuit and pro a change is called as propagation Delay. in an put after the inputisappliced. It is specified for the rising and falling edo outputs.

It is measured blow 501. level of the clock and 501. level of the output transition.

Setup time. also for async. inputs. minimum amount of time required for a datators of present before clock. The minimum amout of time for data to be remained anaracteristic table and equation t Excitation table of JK flipflop. Characteristic table Excitation table On On+1 excitation table alway depends upon the characteristic table. antig On THON K

00 9the dex PHOP alway minors