



**Sunbeam Institute of Information Technology
Pune and Karad**

Module - Micro controller Programming and Interfacing

Trainer - Devendra Dhande

Email – devendra.dhande@sunbeaminfo.com


Micro processor vs Micro controller

$$\text{CPU} + \text{RAM} + \text{ROM} + \dots$$

$$\downarrow$$

$$\mu p = \text{ALU} + \text{Registers} + \text{EU} + \text{BIU}$$

$$+ \text{Cache} + \text{MMU}$$




Mother board

$$\mu c = \text{CPU} + \text{RAM} + \text{ROM} + \text{Peripherals}$$




$$\downarrow$$

$$\text{ALU} + \text{Registers}$$




Single Chip (SoC)

Von Neumann vs Harvard



super harvard : read only data is kept in Rom/flash along with code.

modified harvard : every thing is same as harvard only address space is single like von neumann.




- to avoid speed mismatch of memory & CPU, cache memories are used in between them.
- Cache memories are always faster than RAM.
- Associative data access
 - key - address
 - value - data

- older data is over written by new data when cache memory will get full.

- it will hold recently accessed data.


Cache hit : (faster)
data is found in cache memory

Cache miss : (slower)
data is not found in cache memory



if else
loops
switch
functions


mov, cmp
 B, BL, ...
 JUMP
 LD/ST
 CALL, MVL
 (macro instruction) need multiple CPU cycles
 ↓
 (micro instruction) need single CPU cycle



if else
loops
switch
functions


mov, cmp
 B, BL, ...
 JUMP
 LD/ST
 (micro instructions)
 need single CPU cycle

IO mapped IO vs Memory mapped IO




Memory : MOV, LD/ST
IO : IN/OUT

IO/ \overline{M}
0
1



Memory / IO = MOV, LD/ST



unsigned char num = -5;

-5 : 1111 1011

num >> 2

1 1 1 1 1 0 1 1
discarded

0 will
be added

0 0 1 1 1 1 1 0

signed char num = -5;

-5 : 1111 1011

num >> 2

1 1 1 1 1 0 1 1
discarded

MSB will
be added

1 1 1 1 1 1 1 0

num = -5

$$\begin{array}{r} 11111011 \\ \oplus 10000000 \\ \hline 10000000 \\ \text{(nonzero)} \rightarrow 1 \end{array}$$

$$\begin{array}{r} 11111011 \\ \oplus 01000000 \\ \hline 01000000 \\ \text{(nonzero)} \rightarrow 1 \end{array}$$

$$\begin{array}{r} 11111011 \\ \oplus 00100000 \\ \hline 00100000 \\ \text{(nonzero)} \rightarrow 1 \end{array}$$

$$\begin{array}{r} 11111011 \\ \oplus 00010000 \\ \hline 00010000 \\ \text{(nonzero)} \rightarrow 1 \end{array}$$

$$\begin{array}{r} 11111011 \\ \oplus 00001000 \\ \hline 00001000 \\ \text{(nonzero)} \rightarrow 1 \end{array}$$

$$\begin{array}{r} 11111011 \\ \oplus 00000100 \\ \hline 00000000 \\ \text{(zero)} \rightarrow 0 \end{array}$$

$$\begin{array}{r} 11111011 \\ \oplus 00000010 \\ \hline 00000010 \\ \text{(nonzero)} \rightarrow 1 \end{array}$$

$$\begin{array}{r} 11111011 \\ \oplus 00000001 \\ \hline 00000001 \\ \text{(nonzero)} \rightarrow 1 \end{array}$$



Thank you!!!

Devendra Dhande

devendra.dhande@sunbeaminfo.com