




Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech



I²C → I²S → Inter-I²C Commⁿ

- Philips - short distance commⁿ
- Synchronous serial commⁿ
- bus protocol
- TTL voltage (0V - 5V, 0 - 3.3V)
- Frequency: 100 kHz (standard)
(bit-rate) 400 kHz (fast)
1 MHz + (fast plus)
- 2-wire protocol → TWI



- master-slave bus.

Master: generate clock

- start/stop Commⁿ

- multi-master bus

- multiple devices are capable to become master → only 1 master at a time.

- half duplex protocol.

- each device has unique I²C addr.



→ 7 bit addr → $2^7 \approx 128$ addresses

upto 120 devices can be connected on a bus (few addr reserved).

→ I²C new specs → 10 bit addr

- I²C bus wires form wired AND ckt. When any one device pull the line low, effective line level will be zero. If no device pulling line low, the line level will be one (high).

- bit change (in data line) will happen only when clock line is low.




I²C frames (g-bit)


① addr frame




② data frame




Single Byte Write (M→S)




Single Byte Read (M←S)



Multi-Byte Write (M→S)




Multi-byte read operation.



Arbitration

- multi-master bus.
- master can initiate command, if bus is available (not in use by other master).
- when multiple masters initiate command (send START) at the same time, arbitration occurs.



Clock stretching

When slave is not ready to process the next data byte (busy), it will make clock line low.

So master clock is disabled (due to wired AND) and no further transfers are done.

The clock resumes only after slave releases the clock line.



Thank You!

Nilesh Ghule

<nilesh@sunbeaminfo.com>