




ARM®


Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech



I2C → IIC → Inter-IC Commonⁿ

- Philips
- Synchronous serial common
- bus protocol
- TTL voltage (0V-5V, 0-3.3V)
- Frequency: 100 kHz (standard)
(bit-rate) 400 kHz (Fast)
1 MHz+ (Fast plus)
- 2-wire protocol → TWI



- master-slave bus.

master: generate clock

- start/stop common

- multi-master bus

- multiple devices are capable to become master → only 1 master at a time.

- half duplex protocol.

- each device has unique I2C addr.


→ 7 bit addr → $2^7 \approx 128$ addresses

upto 120 devices can be connected on a bus (few addr reserved).

→ I2C new specs → 10 bit addr

- I2C bus wires form wired AND ckt. When any one device pull the line low, effective line level will be zero. If no device pulling line low, the line level will be one (high).

- bit change (on data line) will happen only when clock line is low.





Thank You!

Nilesh Ghule

<nilesh@sunbeaminfo.com>