




Advanced Micro-controllers - ARM


DESD @ Sunbeam Infotech






SPI = Serial Peripheral Interface

- ① Motorola (NXP)
- ② short-distance protocol
- ③ 4-wire protocol
- ④ synchronous serial protocol
- ⑤ full duplex (always)
- ⑥ TTL voltage
- ⑦ frequency: MHz (1-10)
(SDR)
- ⑧ bus protocol
- ⑨ multi-master bus




- ⑩ bit is written (data line change) on first edge of the clock & bit is read (data line sampled) on second edge of the clock.

SPI clock config: CPOL → clock polarity 0 = base low 1 = base high
CPHA → clock phase
↳ 0 = read on 1 = read on leading edge trailing edge (1st) (2nd)




SPI mode	CPOL	CPHA	(sample) read edge	(charge) write edge
0	0	0	rising ↑	falling ↓
1	0	1	falling ↓	rising ↑
2	1	0	falling ↓	rising ↑
3	1	1	rising ↑	falling ↓

SPI data frame



Single Byte Write



MOSI

RW = 0

MOSI

RW = 1

MISO

RW = 1

MISO

Single Byte Read



Multi Byte Write

MOSS

M	A	A	A	A	A	A	A	A
	7	6	5	4	3	2	1	0

SDI

D	D	D	D	D	D	D	D	D
7	6	5	4	3	2	1	0	

S

↓
RW
=0

Multi Byte Read

MOSS

M	A	A	A	A	A	A	A	A
	7	6	5	4	3	2	1	0

↓
RW
=1

MISO

SDI

← S
SDO


D	D	D	D	D	D	D	D	D
7	6	5	4	3	2	1	0	

Before master start read/write to slave,
the slave must be enabled $\overline{CE}/\overline{SS}=0$


After master finish read/write to slave,
the slave must be disabled $\overline{CE}/\overline{SS}=1$

SPI Bus


① Master - one gpio pin for each slave



③ SPI daisy chain



② Master - Use Demux to select slave with fewer GPIO.





Thank You!

Nilesh Ghule

nilesh@sunbeaminfo.com