



ARM®


Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech

I2C → IIC → Inter-IC Commonⁿ

- Philips - short distance common
- Synchronous serial common
- bus protocol
- TTL voltage (0V - 5V, 0 - 3.3V)
- Frequency: 100 kHz (standard)
(bit-rate) 400 kHz (Fast)
1 MHz + (Fast plus)

- 2-wire protocol → TWI



- half duplex protocol.

- each device has unique I2C addr.


→ 7 bit addr → $2^7 \approx 128$ addresses

upto 120 devices can be connected on a bus (few addrs reserved).

→ I2C new specs → 10 bit addr

- I2C bus wires form wired AND ckt. When any one device pull the line low, effective line level will be zero. If no device pulling line low, the line level will be one (high).

- bit change (on data line) will happen only when clock line is low.



- master-slave bus.

master: generate clock


- start/stop common

- multi-master bus


- multiple devices are capable to become master → only 1 master at a time.

I2C Frames (9-bit)


① addr frame



② data frame




Single Byte Write (M → S)




Single Byte Read (M ← S)



Multi-Byte Write (M → S)



Multi-byte read operation.



Arbitration

- multi-master bus.
- master can initiate commⁿ, if bus is available (not in use by other master).
- when multiple masters initiate commⁿ (send START) at the same time, arbitration occurs.

m1 → s1 (1 0 1 0 1 0 0 0)



wins arb.

m2 → s2 (1 0 1 0 1 1 0 0)



lost arb.

SDA line → 1 0 1 0 1 0 will auto switch back to slave mode.

Continue commⁿ further.

clock stretching

when slave is not ready to process, the next data byte (busy), it will make clock line low.

So master clock is disabled (due to wired AND) and no further transfers are done.

The clock resumes only after slave release the clock line.



Thank You!

Nilesh Ghule

<nilesh@sunbeaminfo.com>