


The ARM logo consists of the letters "ARM" in a bold, white, sans-serif font, followed by a registered trademark symbol (®). The logo is centered within a solid blue rectangular box.


ARM®

# Advanced Micro-controllers - ARM

*DESD @ Sunbeam Infotech*



# Exception Behaviour



1. Exception occurs
  - ✓ Current instruction stream stops
  - ✓ Processor accesses vector table
2. Vector address for the exception loaded from the vector table *in PC*
3. Exception handler executes in Handler Mode ✓
4. Exception handler returns to main




# NVIC Registers

- ISER – Interrupt Set Enable Register
- ICER – Interrupt Clear Enable Register
- ISPR – Interrupt Set Pending Register
- ICPR – Interrupt Clear Pending Register
- STIR – Software Trigger Interrupt Register
- IABR – Interrupt Active Bit Register
- IPR – Interrupt priority (bits per interrupt)
  - 4 (STM32)
  - 5 (LPC1768)
- VTOR – Vector Table Offset Register
  - bit 29 – Table location RAM (1) or ROM (0)
  - bit 28:7 – Table offset from start of memory


*NVIC\_EnableIRQ()*  
*NVIC\_DisableIRQ()*

exception handler  
enable/disable.




# Interrupt priority

- Three fixed priority levels i.e. -3 (highest), -2 & -1.
- Up to 256 levels of programmable priority (if 8 bits are used per interrupt).
- More the priority bits increase gate count and hence power consumption.
- Most of chips use 5 bits priority per interrupt (upper 5 bits i.e. [7:3]) in IPR. *e.g. LPC17xx*
- It enable 32 priority levels.
- Priority levels are divided into two parts
  - **Pre-emption priority:** Higher pre-emption priority pre-empts current handler.
  - **Sub priority:** Interrupt handlers are executed in this order, if multiple are pending (of same pre-emption priority).
- Number of bits in pre-emption priority and sub-priority is adjustable via Priority Group setting in NVIC register AIRCR [bits 10:8].
  - PRIGROUP=2 → all 5 bits [7:3] for pre-emption priority.
  - PRIGROUP=4 → 3 bits [7:5] for pre-emption priority and 2 bits [4:3] for sub priority.
  - PRIGROUP=7 → all 5 bits [7:3] for sub priority.
- Refer section 34.4.3.6.1 from LPC1768 user manual.



# ARM CM3 Interrupt input & Pending behaviour





# Thank You!

Nilesh Ghule

<nilesh@sunbeaminfo.com>