Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech


Device1
Parity gen
TDR
CR
SR
PISO
Clock
SIPO
Parity Chk
RBR
GND
Tx
Rx
STM32 UART
Rx
Tx
CP2102
RS232 to USB Converter
USB
PC (x86)
minicom/putty

I2C → IIC → Inter-IC Comm^n

- Philips
- Synchronous serial comm^n
- bus protocol
- TTL voltage (0V-5V, 0-3.3V)
- Frequency: 100KHz (standard) (bit-rate) 400 KHz (fast) 1 MHz+ (fast plus)
- 2-wire protocol → TWI



- master-slave bus.
  - master: generate clock
    - start/stop comm^n
- multi-master bus
  - multiple devices are capable to become master → only 1 master at a time.
- half duplex protocol.
- each device has unique i2c addr.
  - → 7 bit addr → $2^7 \approx 128$ addresses
    upto 120 devices can be connected on a bus (few addr reserved).
  - → I2C new specs → 10 bit addr
- I2C bus wires form wired AND ckt. When any one device pull the line low, effective line level will be zero. If no device pulling line low, the line level will be one (high).
- bit change (on data line) will happen only when clock line is low.



Nilesh Ghule

Thank You!

Nilesh Ghule

<nilesh@sunbeaminfo.com>