




ARM®

Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech

register vs volatile



```
register int i;
for(i=0; i<1000; i++) {
    ~
}
```

register → request to system
var will be "register"
subject to availability.

```
int i;
for(i=0; i<1000; i++) {
    ~
}
```



var will be kept in RAM.

But since accessed repeatedly,
Compiler optimization makes
it "register" temp.

side effect of optimization / register keyword:

- if var is modified outside current exec context, it will modify var copy in RAM & changes may not be seen in CPU reg.

- var may be modified in external ctx.

① in intr handler / ISR.

② in another thread of execution (os)

③ var is mem-mapped io reg. → hardware based change

} var is modified
in code

- volatile keyword disable compiler optimization for particular var i.e. now var will be always accessed from its RAM location.

- const keyword tells compiler that the var is not intended to be modified in code. So compiler will not allow to use operators like =, ++, --, +=, ...

- static const volatile var = _;

scope is limited
to fn / file (declared).


→ no optimization & no modification in code.

const volatile

→ read only mem-mapped var (io reg)
e.g. adc val reg.



Communication Protocols

① Parallel Commⁿ



multiple bits transfer per clock.
e.g. lcd (hd44780),
printers (old).

② Serial Commⁿ



single bit transfer per clock
e.g. kbd, mouse,
pendrive, ...

serial commⁿ types

① Simplex



② half duplex



③ Full duplex




Serial Commⁿ Protocols

- | | |
|--------------------|---------|
| ① ✓ RS-232, (uart) | ⑤ ✓ CAN |
| RS-485 | ⑥ PS-2 |
| ② ✓ I2C | ⑦ JTAG |
| ③ ✓ SPI | ⑧ SWD |
| ④ USB | |


Serial Commⁿ Internals

sync serial commⁿ




e.g. SPI, I2C

async serial commⁿ




e.g. RS-232, CAN

Serial Commⁿ Protocol Classification



Peer to Peer Commⁿ
e.g. RS-232, PS-2, ...




bus Commⁿ
e.g. SPI, I2C, CAN, ...

RS-232 protocol e.g. Modem, Bth, ...

Physical characteristics

- ① 3-wire protocol (rx, tx, gnd)
- ② full duplex
- ③ frequency \rightarrow baud (bps)
e.g. 9600, 38400, 115200
- ④ peer to peer protocol
- ⑤ long distance commⁿ (m)
- ⑥ voltage levels - MOS levels.
+3V to +25V \rightarrow 0 (space)
-3V to -25V \rightarrow 1 (mark)
- TTL to CMOS level change is done by RS-232 line driver chip e.g. MAX 232.



logical characteristics

- ① LSB (first) \rightarrow MSB (last)
 - ② data frame
stop parity D7 D0 start
- Diagram illustrating the data frame structure:
- The data frame is represented as a sequence of bits: **stop**, **parity**, **D7**, ..., **D0**, **start**.
- The **stop** bit is marked as **mark** (low level) and the **start** bit is marked as **space** (high level).

error conditions

- ① parity error
- ② frame error
- ③
- ④



Thank You!

Nilesh Ghule

<nilesh@sunbeaminfo.com>